Efficient interconnect network for use in FPGA device having var

Details Efficient interconnect network for use in FPGA device having var Efficient interconnect network for use in FPGA device having var

1998-12-09

2000-12-19

Tokar, Michael

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 39, 326 47, H01L 2500, H03K 19177

Patent

active

06163168&

ABSTRACT:
A logic array device has an array of plural interconnect resources including plural lines and plural switchbox areas, with an array of plural Variable Grain Blocks (VGB's) interspersed within the array of plural interconnect resources. The array of plural interconnect resources does not regularly include lines of single-length or shorter, and the array of plural interconnect resources does not regularly include switchbox areas that are spaced apart from one another by distances of a single-length or shorter. The single-length corresponds to a traverse of a continuous distance covering approximately one VGB.

REFERENCES:
patent: 5233539 (1993-08-01), Agrawal et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5537057 (1996-07-01), Leong et al.
patent: 5543732 (1996-08-01), McClintock et al.
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5598109 (1997-01-01), Leong et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5900743 (1999-05-01), McClintock et al.

Affiliated with

Also associated with

Rating

Efficient interconnect network for use in FPGA device having var does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient interconnect network for use in FPGA device having var, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient interconnect network for use in FPGA device having var will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-273849