Efficient implementation of multiple clock domain accesses...

Details Efficient implementation of multiple clock domain accesses... Efficient implementation of multiple clock domain accesses...

2006-01-17

2006-01-17

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

06988251

ABSTRACT:
A semiconductor device comprising one or more diffused memories and one or more diffused regions. The one or more diffused regions may be configured to provide one or more ports for the one or more diffused memories.

REFERENCES:
patent: 2004/0111690 (2004-06-01), Reuland et al.
patent: 2004/0128641 (2004-07-01), Broberg et al.

Affiliated with

Also associated with

Rating

Efficient implementation of multiple clock domain accesses... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient implementation of multiple clock domain accesses..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient implementation of multiple clock domain accesses... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3541006