Electrical computers and digital processing systems: processing – Processing control – Context preserving (e.g. – context swapping – checkpointing,...
Reexamination Certificate
2006-03-07
2006-03-07
Eng, David Y. (Department: 2155)
Electrical computers and digital processing systems: processing
Processing control
Context preserving (e.g., context swapping, checkpointing,...
Reexamination Certificate
active
07010674
ABSTRACT:
A processor including a large register file utilizes a dirty bit storage coupled to the register file and a dirty bit logic that controls resetting of the dirty bit storage. The dirty bit logic determines whether a register or group of registers in the register file has been written since the process was loaded or the context was last restored and, if written generates a value in the dirty bit storage that designates the written condition of the register or group of registers. When the context is next saved, the dirty bit logic saves a particular register or group of registers when the dirty bit storage indicates that a register or group of registers was written. If the register or group of registers was not written, the context is switched without saving the register or group of registers. The dirty bit storage is initialized when a process is loaded or the context changes.
REFERENCES:
patent: 4608631 (1986-08-01), Stiffler et al.
patent: 5530817 (1996-06-01), Masubuchi
patent: 5657291 (1997-08-01), Podlesny et al.
patent: 5721868 (1998-02-01), Yung et al.
patent: 5761475 (1998-06-01), Yung et al.
patent: 5764943 (1998-06-01), Wechsler
patent: 5778248 (1998-07-01), Leung
patent: 6145049 (2000-11-01), Wong
patent: 6237083 (2001-05-01), Favor
patent: 6408325 (2002-06-01), Shaylor
patent: 6470443 (2002-10-01), Emer et al.
patent: 0 213 843 (1987-03-01), None
patent: 0 272 150 (1988-06-01), None
“Technique for Reducing the Number of Registers Saved at a Context Swap” IBM Technical Disclosure Bulletin, vol. 33, No. 3A, Aug. 1990, pp. 234-235, XP000123918, US, IBM Corp. New York ISSN: 0018-8689.
“Technique to Improve Context Switching Performance in a CPU” IBM Technical Disclosure Bulletin, vol. 33, No. 3B, Aug. 1990, pp. 472-473, XP000124425, US, IBM Corp. New York ISSN: 0018-8689.
“Allocated Bits' for Machines with Vector Registers” IBM Technical Disclosure Bulletin, vol. 33, No. 3A, Aug. 1990, pp. 310-314, XP000123953, US, IBM Corp. New York ISSN: 0018-8689.
Joy William
Tremblay Marc
Eng David Y.
Sun Microsystems Inc.
Zagorin O'Brien Graham LLP
LandOfFree
Efficient handling of a large register file for context... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient handling of a large register file for context..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient handling of a large register file for context... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3541973