Computer graphics processing and selective visual display system – Computer graphics display memory system – Cache
Reexamination Certificate
2007-12-18
2007-12-18
Tung, Kee M. (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Cache
C345S422000, C345S552000, C345S506000
Reexamination Certificate
active
10879325
ABSTRACT:
An efficient graphics pipeline with a pixel cache and data pre-fetching. By combining the use of a pixel cache in the graphics pipeline and the pre-fetching of data into the pixel cache, the graphics pipeline of the present invention is able to take best advantage of the high bandwidth of the memory system while effectively masking the latency of the memory system. More particularly, advantageous reuse of pixel data is enabled by caching, which when combined with pre-fetching masks the memory latency and delivers high throughput. As such, the present invention provides a novel and superior graphics pipeline over the prior art in terms of more efficient data access and much greater throughput. In one embodiment, the present invention is practiced within a computer system having a processor for issuing commands; a memory sub-system for storing information including graphics data; and a graphics sub-system for processing the graphics data according to the commands from the processor. The graphics sub-system comprises a rasterizer for traversing graphics primitives of the graphics data to generate pixel coordinates for pixels corresponding to the graphics primitives; a graphics pipeline for processing the graphics data of the pixels; and a pixel cache for caching the pixel data. In this embodiment, he graphics sub-system masks the inherent latency of the memory sub-system by pre-fetching the graphics data and storing the graphics data within the pixel cache.
REFERENCES:
patent: 5170468 (1992-12-01), Shah et al.
patent: 5185856 (1993-02-01), Alcorn et al.
patent: 5220667 (1993-06-01), Ichieda
patent: 5295245 (1994-03-01), Alcorn et al.
patent: 5333311 (1994-07-01), Whipple, II
patent: 5572657 (1996-11-01), Pinedo et al.
patent: 5579473 (1996-11-01), Schlapp et al.
patent: 5673374 (1997-09-01), Sakaibara et al.
patent: 5713008 (1998-01-01), Falkner
patent: 5764243 (1998-06-01), Baldwin
patent: 5801720 (1998-09-01), Norrod et al.
patent: 5847711 (1998-12-01), Kaufman et al.
patent: 5909225 (1999-06-01), Schinnerer et al.
patent: 5950007 (1999-09-01), Nishiyama et al.
patent: 5982384 (1999-11-01), Prouty et al.
patent: 5999183 (1999-12-01), Kilgariff et al.
patent: 6002412 (1999-12-01), Schinnerer
patent: 6073232 (2000-06-01), Kroeker et al.
patent: 6141025 (2000-10-01), Oka et al.
patent: 6181346 (2001-01-01), Ono et al.
patent: 6353438 (2002-03-01), Van Hook et al.
patent: 6426747 (2002-07-01), Hoppe et al.
patent: 6426753 (2002-07-01), Migdal
patent: 6433789 (2002-08-01), Rosman
patent: 6456291 (2002-09-01), Fowler
patent: 6483516 (2002-11-01), Tischler
patent: 6717577 (2004-04-01), Cheng et al.
patent: 6741256 (2004-05-01), Emberling
English, R.M. et al., “Loge: A Self-Organizing Disk Controller”,Proceedings of USENIX Winter technical Conference, Jan. 20-24, 1992, 237-251.
Griffioen, J. et al., “Reducing File System Latency Using a Predictive Approach”,Department of Computer Science, University of Kentucky, MS-CAC 89-99.
Hatfield, D.J. et al., “Program Restructuring for Virtual Memory”,Program Restructuring, 1971, 3, 168-192.
Kroeger, T.M. et al., “Predicting File System Actions from Prior Events”,Proceedings of the USENIX Annual Technical Conference, 1996, 101-110.
Palmer, M. et al., “Fido: A Cache That Learns to Fetch”,Proceedings of the 17thInternational Conference on Very Large Data Base, Sep. 1991, 255-264.
Patterson, R. Hugo, et al., “Informed Prefetching and Caching”,Proceedings of the 15thACM Symp. On Operating System Principles, 1995, 79-95.
Staelin, C. et al., “Smart Filesystems”,USENIX, 1991, 45-51.
Tait, Carl D. et al., “Detection and Exploitation of File Working Sets”,IEEE, 1991, 2-9.
Microsoft Corporation
Nguyen Hau H
Tung Kee M.
Woodcock & Washburn LLP
LandOfFree
Efficient graphics pipeline with a pixel cache and data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient graphics pipeline with a pixel cache and data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient graphics pipeline with a pixel cache and data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3865210