Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-04-18
2006-04-18
Lamarre, Guy J. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C375S265000, C714S796000
Reexamination Certificate
active
07032164
ABSTRACT:
Efficient design to calculate extrinsic information for Soft-In-Soft-Out (SISO) decoder. A design provides for very efficient performing extrinsic value calculation when performing iterative decoding. The design also accommodates a variety of rate controls each having varying bandwidth efficiencies. By grouping and capitalizing on the commonality of many of the intermediate terms that are employed when calculating the extrinsic values needed to perform iterative decoding, a great saving in terms of hardware may be achieved. In addition, this also provides a great deal of improvement in terms of operational speed and overall decoder system efficiency. The design is also adaptable to assist in performing decoding input symbols having multiple bits; a single design may be employed to accommodate different input symbols that have different numbers of bits. The extrinsic calculation employs min* processing in one embodiment; however, the design may also be performed using max*, min, or max processing.
REFERENCES:
patent: 5406570 (1995-04-01), Berrou et al.
patent: 5446747 (1995-08-01), Berrou
patent: 5563897 (1996-10-01), Pyndiah et al.
patent: 6029264 (2000-02-01), Kobayashi et al.
patent: 6065147 (2000-05-01), Pyndiah et al.
patent: 6119264 (2000-09-01), Berrou et al.
patent: 6122763 (2000-09-01), Pyndiah et al.
patent: 6484283 (2002-11-01), Stephen et al.
patent: 2002/0061078 (2002-05-01), Cameron
patent: 0 735 696 (1996-10-01), None
patent: 0 735 696 (1999-01-01), None
patent: 91 05278 (1992-10-01), None
Benedetto S et al: “Parallel Concatenated Trellis Coded Modulation” Proc. 1996 IEEE International Conference on Communications (ICC), Dallas, USA, vol. vol. 2, (Jun. 23, 1996), pp. 974-978, XP000625917 ISBN: 0-7803-3251-2 p. 975-976: figure 2.
Robertson P et al: “Bandwidth-Efficient Turbo Trellis-Coded Modulation Using Punctured Component Codes” IEEE Journal on Selected Areas in Communications, IEEE Inc. New York, US, vol. 16, No. 2, (Feb. 1998), pp. 206-218, XP000741775 ISSN: 0733-8716 p. 211-213 p. 216-217; figures 1,4,5.
Ogiwara H et al: “Improvement of Turbo Trellis-Coded Modulation System” IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences Inst. Electron. Inf. & Commun. Eng Japan, vol. E81-A, No. 10, (Oct. 1998), pp. 2040-2046, XP0O23O6298 ISSN:0916-8508 p. 2042-2043; figure 5.
Vishwanath S et al: “Exploring Adaptive Turbo Coded Modulation for Flat Fading Channels” Proc. of VIC 2000, vol. 4, (Sep. 24, 2000), pp. 1778-1783, XP010524335 the whole document.
Cameron Kelly Brian
Tran Hau Thien
Broadcom Corporation
Garlick Harrison & Markison LLP
Lamarre Guy J.
Short Shayne X.
LandOfFree
Efficient design to calculate extrinsic information for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient design to calculate extrinsic information for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient design to calculate extrinsic information for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3604318