Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2008-07-10
2009-12-15
Torres, Joseph D (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S794000, C714S795000
Reexamination Certificate
active
07634710
ABSTRACT:
Embodiments of a method and apparatus for decoding signals are disclosed. The method includes receiving modulated signals, generating bits representing the signals, and associated reliability of each bit. The method further includes executing a first stage of decoding the bits using a first component code, and simultaneously executing the first stage of decoding again using a second component code, and executing a second stage of decoding using the first component code. The first and second stages of decoding are used to generate the bit stream. Another method includes receiving modulated signals, generating bits representing the signals, and associated reliability of each bit. The method further includes executing a first stage of N stages for decoding the bits, the first stage using a first of M component codes, and simultaneously executing a plurality of the N stages of decoding, each of the plurality of N stages using a different one of the M component codes. The plurality of N stages of decoding are used to generate the bit stream.
REFERENCES:
patent: 4295218 (1981-10-01), Tanner
patent: 6161209 (2000-12-01), Moher
patent: 6304995 (2001-10-01), Smith
patent: 6539367 (2003-03-01), Blanksby et al.
patent: 6654927 (2003-11-01), Sall
patent: 6751770 (2004-06-01), Morelos-Zaragoza
patent: 6948109 (2005-09-01), Coe
patent: 7000177 (2006-02-01), Wu
patent: 7089479 (2006-08-01), Matsumoto
patent: 7120856 (2006-10-01), Zhang
patent: 7190681 (2007-03-01), Wu
patent: 7299397 (2007-11-01), Yokokawa et al.
patent: 7318186 (2008-01-01), Yokokawa et al.
patent: 7370265 (2008-05-01), Shen et al.
patent: 7489744 (2009-02-01), Sindhushayana et al.
patent: 7500168 (2009-03-01), Yoshida
patent: 2003/0037298 (2003-02-01), Eleftheriou et al.
Engling Yeo et al, Iterative Decoding Algorithms and their Implemenation, Project Report 2001-02 for Micro Project 01-061, Nov. 2002.
Xiao-Yu Hu et al, Efficient Implementations of the Sum-Product Algorithm for Decoding LDPC codes, 2001 IEEE.
Barot Nitin
Dabiri Dariush
Short Brian R.
Teranetics, Inc.
Torres Joseph D
LandOfFree
Efficient decoding does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient decoding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient decoding will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4139405