Efficient data transfer mechanism for input/output devices

Details Efficient data transfer mechanism for input/output devices Efficient data transfer mechanism for input/output devices

1999-10-19

2000-12-19

Lee, Thomas C.

Electrical computers and digital data processing systems: input/

Input/output data processing

Data transfer specifying

710 34, 710 35, G06F 1314

Patent

active

06163820&

ABSTRACT:
A method for transferring data between non-contiguous buffers in a memory and an I/O device via a system I/O bus uses a descriptor queue stored in memory. Each descriptor points to a buffer and includes the length of the buffer. The I/O device is provided with the base address of the queue, the length of the queue and a current address which at initialization is the same as the base address. When data is to be transferred a device driver located in the processor sends the number of available descriptors (DescrEnq) to the I/O device which accesses the descriptors individually or in burst mode to gain access to the data buffers identified by the descriptors.

REFERENCES:
patent: 4783730 (1988-11-01), Fischer
patent: 5448702 (1995-09-01), Garcia, Jr. et al.
patent: 5488724 (1996-01-01), Firoozmand
patent: 5781749 (1998-07-01), Quere
patent: 5828901 (1998-10-01), O'Toole et al.
patent: 5870627 (1999-09-01), O'Toole et al.

Affiliated with

Also associated with

Rating

Efficient data transfer mechanism for input/output devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient data transfer mechanism for input/output devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient data transfer mechanism for input/output devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-277945