Efficient configuration of daisy-chained programmable logic...

Electronic digital logic circuitry – Multifunctional or programmable – Array

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C326S047000

Reexamination Certificate

active

07554357

ABSTRACT:
In one embodiment, a programmable logic device includes: a multiplexer adapted to select a compressed configuration bitstream from a plurality of external serial interface memories; a serial interface processor adapted to command the bitstream selection by the multiplexer; and a bitstream decompressor adapted to decompress the selected configuration bitstream into a decompressed configuration bitstream.

REFERENCES:
patent: 5563592 (1996-10-01), Cliff et al.
patent: 5754734 (1998-05-01), Emeott et al.
patent: 5768372 (1998-06-01), Sung et al.
patent: 5794033 (1998-08-01), Aldebert
patent: 5872529 (1999-02-01), Mejia
patent: 6028445 (2000-02-01), Lawman
patent: 6038185 (2000-03-01), Ng
patent: 6044025 (2000-03-01), Lawman
patent: 6327634 (2001-12-01), Statovici
patent: 6483342 (2002-11-01), Britton et al.
patent: 6493862 (2002-12-01), Young et al.
patent: 6507214 (2003-01-01), Snyder
patent: 6507943 (2003-01-01), Kelem
patent: 6525678 (2003-02-01), Veenstra et al.
patent: 6563437 (2003-05-01), Landry et al.
patent: 6564285 (2003-05-01), Mills
patent: 6744388 (2004-06-01), Khu
patent: 6772230 (2004-08-01), Chen et al.
patent: 6785165 (2004-08-01), Kawahara
patent: 6885227 (2005-04-01), Agrawal et al.
patent: 6903574 (2005-06-01), Chen et al.
patent: 7019577 (2006-03-01), Agrawal et al.
patent: 7034599 (2006-04-01), Agrawal et al.
patent: 7062615 (2006-06-01), Miller et al.
patent: 7088131 (2006-08-01), Stout et al.
patent: 7242221 (2007-07-01), Hoang et al.
patent: 2004/0061147 (2004-04-01), Fujita
patent: 2004/0064622 (2004-04-01), Smith
patent: 2006/0143366 (2006-06-01), Yang et al.
U.S. Appl. No. 10/809,658, Tang.
U.S. Appl. No. 11/243,255, filed Oct. 2005, Tang.
AT17LV(A) Series FPGA Configuration Memory , Ref. 0437K-CNFG-May 2003, pp. 1-18, ATMEL Corporation.
FPGA Configuration EEPROM Memory, 2322F-CNFG, Jun. 2005, pp. 1-18, ATMEL Corporation.
Configuring Cyclone II Devices, Cyclone Device Handbook, Jul. 2005, vol. 1, Chapters 13-14, Altera Corporation.
U.S. Appl. No. 11/494,862, filed Jul. 28, 2006, Booth et al.
U.S. Appl. No. 11/530,620, filed Sep. 11, 2006, Callahan et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Efficient configuration of daisy-chained programmable logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient configuration of daisy-chained programmable logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient configuration of daisy-chained programmable logic... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4130119

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.