Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2011-08-16
2011-08-16
Stoynov, Stefan (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C713S400000, C713S600000, C327S164000, C327S165000, C331S025000, C331S040000, C331S135000, C331S172000, C365S233100, C375S354000, C377S047000, C711S167000
Reexamination Certificate
active
08001410
ABSTRACT:
There is provided a system for comparing the phase characteristics of three generated clock signals, each having a unique phase relationship with an original clock signal, with the original clock signal and to select a signal based on the proximity of the phase characteristic of the three signals to the original signal. The selection of a clock signal that most closely approximates the original significantly reduces lock time when attempting to synchronize an internal clock with an external clock. Additionally, there is provided a method for comparing three clock signals with an original clock signal and selecting from the three clock signals one that is approximately in phase with the original clock signal.
REFERENCES:
patent: 5734877 (1998-03-01), Ries et al.
patent: 6044122 (2000-03-01), Ellersick et al.
patent: 6061418 (2000-05-01), Hassoun
patent: 6564359 (2003-05-01), Saeki
patent: 6614865 (2003-09-01), Ishimi
patent: 6798259 (2004-09-01), Lin
patent: 7161391 (2007-01-01), Lin
patent: 7221201 (2007-05-01), Lin et al.
patent: 2002/0070783 (2002-06-01), Saeki
patent: 2005/0057285 (2005-03-01), Austin et al.
patent: 2005/0122153 (2005-06-01), Lin
patent: 2007/0013418 (2007-01-01), Lin
patent: 2007/0033464 (2007-02-01), Lin
S. Pellerano; S. Levantino; A 13.5-mW 5-GHz Frequency Synthesizer With Dynamic-Logic Frequency Divider; Feb. 2004; 6 pages.
Fletcher Yoder
Micro)n Technology, Inc.
Stoynov Stefan
LandOfFree
Efficient clocking scheme for ultra high-speed systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient clocking scheme for ultra high-speed systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient clocking scheme for ultra high-speed systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2744086