Efficient bus utilization in a multiprocessor system by...

Details Efficient bus utilization in a multiprocessor system by... Efficient bus utilization in a multiprocessor system by...

2005-04-19

2005-04-19

Vo, Tim (Department: 2112)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S113000, C710S306000

Reexamination Certificate

active

06883051

ABSTRACT:
In one embodiment of the present invention, a slave interface circuit includes a slave access circuit and a slave bus decoder. The slave access circuit provides access to the one of P slave devices from one of N master processors via a system bus controller and K slave buses. The K slave buses are configured to couple to the P slave devices. The system bus controller dynamically maps address spaces of the P slave devices. The slave bus decoder enables the one of the P slave devices to connect to one of the K slave buses when the one of the P slave devices is addressed by the one of the N master processors. The slave bus decoder is controlled by the system bus controller. In another embodiment of the present invention, the system bus controller includes an arbiter, a mapping circuit, and a switching circuit. The arbiter arbitrates access requests from N master processors via N master buses and generates arbitration signals. The mapping circuit stores mapping information to dynamically map an address space of K slave devices coupled to K slave buses based on the arbitration signals. The switching circuit connects the N master buses to K slave buses based on the arbitration signals and the mapping information.

REFERENCES:
patent: 5778236 (1998-07-01), Gephardt et al.
patent: 6081874 (2000-06-01), Carpenter et al.
patent: 6182178 (2001-01-01), Kelley et al.
patent: 6247100 (2001-06-01), Drehmel et al.
patent: 6260093 (2001-07-01), Gehman et al.
patent: 6496890 (2002-12-01), Azevedo et al.
patent: 6567881 (2003-05-01), Mojaver et al.
patent: 6587961 (2003-07-01), Garnett et al.

Affiliated with

Also associated with

Rating

Efficient bus utilization in a multiprocessor system by... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient bus utilization in a multiprocessor system by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient bus utilization in a multiprocessor system by... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3382281