Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2002-12-13
2003-12-30
Tan, Viboh (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S039000
Reexamination Certificate
active
06670825
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to programmable logic devices (“PLDs”), and more particularly, to efficient arrangement of resources that are used to interconnect various portions of a programmable logic device.
Programmable logic devices are well known as is shown, for example, by Pedersen et al. U.S. Pat. No. 5,260,610 and Cliff et al. U.S. Pat. No. 5,260,611.
There is continued interest in programmable logic devices with greater logic capacity. This calls for devices with larger numbers of regions of programmable logic. It also calls for logic devices with a greater number of interconnection conductors for making needed connections between the increased numbers of logic regions. It is important, however, to organize interconnection conductors judiciously so that they provide flexible interconnectivity, but do not begin to take up excessive amounts of space on the device, thereby unduly interfering with the amount of additional logic that can be included in the device. To accomplish this, it would be desirable to find ways to organize the interconnection resources on programmable logic devices so that the efficiency of utilization of the interconnection resources can be maximized. More interconnectivity could therefore be provided in the device to serve more logic in the device without simply adding more interconnection resources with the increased logic capability.
It is therefore an object of this invention to provide improved arrangements of interconnection conductors for programmable logic devices.
It also an object of the invention to provide programmable logic device conductor arrangements that can efficiently and flexibly interconnect larger numbers of programmable logic regions than previously possible.
SUMMARY OF THE INVENTION
These and other objects of the invention are accomplished in accordance with the principles of the present invention by providing arrangements for interconnection resources on programmable logic devices that have a plurality of super-regions of programmable logic disposed on the device in a two-dimensional array of intersecting rows and columns. Each logic super-region in such a programmable logic device includes a plurality of regions of programmable logic and a plurality of inter-region interconnection conductors associated with the regions for conveying signals to and between the regions in that super-region. Each region may include a plurality of subregions of programmable logic. A typical subregion is programmable to perform any of several logical operations on a plurality of input signals applied to the subregion to produce an output signal of the subregion. Programmable logic connectors and local conductors may be associated with the regions for selectively bringing signals from the associated inter-region conductors to the subregions in that region for use as inputs. Interconnection groups may be used to selectively apply subregion output signals to the associated inter-region conductors.
A plurality of horizontal inter-super-region interconnection conductors may be associated with each row of super-regions for selectively conveying signals to, from, and between the super-regions in the that row. Similarly, a plurality of vertical inter-super-region interconnection conductors may be associated with each column of super-regions for selectively conveying signals to, from, and between the super-regions in that column.
The local conductors for selectively bringing signals into the region may include region-feeding conductors for bringing signals into the programmable logic region and local feedback conductors for making output signals of the region available as inputs to the region (i.e., recirculating signals within a given programmable logic region). The region-feeding conductors are programmably connectable to the inter-region interconnection conductors. The region feeding conductors convey signals from the inter-region interconnection conductors to the inputs of the subregions in the region. The local feedback conductors may be programmably connectable to the input of the subregions. The local feedback conductors supply feedback signals from the subregions to the inputs of the subregions.
Programmable interconnection groups may be used for various interconnection tasks such as turning signals traveling on inter-super-region and inter-region conductors onto other conductors and applying subregion output signals to the inter-super-region and inter-region conductors. The interconnection groups are typically organized so that they selectively direct signals from logic regions and inter-region and inter-super-region conductors to other inter-region and inter-super-region conductors.
The interconnection resources within each interconnection group may be divided into a plurality of interconnection blocks disposed on the programmable logic device in order to facilitate interconnectivity, optimize use of the metallization resources, and increase the logic density of the device. A set of interconnection blocks may be associated with each programmable logic region for routing signals to and/or from an associated logic region, an adjacent logic region, or one or more inter-region or inter-super-region conductor signals. The interconnection blocks may be arranged such that they handle certain interconnection functions. For example, each set of interconnection blocks may include vertical, horizontal, and local interconnection blocks that route signals to and from specific conductors and logic regions so that interconnection within the programmable logic device is facilitated. In addition, interconnection conductors may be distributed throughout the device to allow a more efficient use of the metallization resources and lessen the effects of cross-talk. This allows programmable logic devices to have increased logic density and to be easily scaled to smaller integrated circuit technologies.
Some of the programmable interconnection blocks, such as those near the periphery of the device, may also receive signals from input/output (“I/O”) pins. These interconnection blocks may be used to route signals from the I/O pins to the appropriate conductors on the device. Some I/O pins may have dedicated interconnection blocks that route signals to one or more inter-super-region conductors and/or one or more inter-region interconnection conductors.
Further features of the invention, its nature and various advantages will be more apparent from the accompanying drawings and the following detailed description of the preferred embodiments.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4677318 (1987-06-01), Veenstra
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 5023606 (1991-06-01), Kaplinsky
patent: 5073729 (1991-12-01), Greene et al.
patent: 5121006 (1992-06-01), Pedersen
patent: 5122685 (1992-06-01), Chan et al.
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5218240 (1993-06-01), Camarota et al.
patent: 5220214 (1993-06-01), Pedersen
patent: 5225719 (1993-07-01), Agrawal et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5255203 (1993-10-01), Agrawal
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5274581 (1993-12-01), Cliff et al.
patent: 5338984 (1994-08-01), Sutherland
patent: 5350954 (1994-09-01), Patel
patent: 5371422 (1994-12-01), Patel et al.
patent: 5448186 (1995-09-01), Kawata
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457410 (1995-10-01), Ting
patent: 5467029 (1995-11-01), Taffe
patent: 5469003 (1995-11-01), Kean
patent: 5483178 (1996-01-01), Costello et al.
patent: 5509128
Lane Christopher F.
Pedersen Bruce B.
Powell Giles V.
Sung Chiakang
Yeung Wayne
Altera Corporation
Fish & Neave
Kanabe George L.
Shanahan Michael E.
Tan Viboh
LandOfFree
Efficient arrangement of interconnection resources on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient arrangement of interconnection resources on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient arrangement of interconnection resources on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3176885