Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – Dynamic-type storage device
Reexamination Certificate
2005-01-26
2008-05-06
Dollinger, Tonia L (Department: 2181)
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
Dynamic-type storage device
C712S241000, C712S245000, C712S024000
Reexamination Certificate
active
07370136
ABSTRACT:
A very long instruction word processor with sequence control. During each cycle the processor generates control signals to functional units based on the values in fields of an instruction. Each instruction may include an iteration count specifying the number of cycles for which the control signals should be generated based on that instruction. The instruction set further includes flow control instructions allowing for repetitive execution of a single instruction, repetitive execution of a block of instructions or branching within a program. Such a processor is illustrated in connection with a disk controller for a hard drive of a computer. The flexible sequencing allows a hard-drive controller to be readily reprogrammed for use in connection with different types of media or to be dynamically reprogrammed upon detection of a disk read error to increase the ability of the disk controller to recover data from a disk.
REFERENCES:
patent: 5056004 (1991-10-01), Ohde et al.
patent: 5261116 (1993-11-01), Agrawal
patent: 5303355 (1994-04-01), Gergen et al.
patent: 5559973 (1996-09-01), Gallup et al.
patent: 5852730 (1998-12-01), Buss et al.
patent: 5909559 (1999-06-01), So
patent: 6170051 (2001-01-01), Dowling
patent: 2003/0131204 (2003-07-01), Lin et al.
Author: Pezso Sima, Terence Fountain, Peter Kassuk, Title: Advanced Computer Architecture, Publisher: Addison-Wesley, Published in 1997, Relevant pp. 126, 283.
Author: David A. Patterson, John L. Hennessy, Title: Computer Organization and Design (2nd Edition), Publisher: Morgan Kaufman, Published in 1998 Relevant p. 518.
Author: John L. Hennessy, Daivd A. Patterson, Title: Computer Architecture A Quantitative Approach (3rd Edition), Publisher: Morgan Kaufman, Published in 2002 Relevant Section: Chapter 4.7.
Dollinger Tonia L
Jorgenson Lisa K.
Morris James H.
STMicroelectronics Inc.
LandOfFree
Efficient and flexible sequencing of data processing units... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient and flexible sequencing of data processing units..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient and flexible sequencing of data processing units... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3982052