Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2005-12-22
2008-11-18
Shah, Sanjiv (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S118000, C711S119000, C711S122000, C711S137000
Reexamination Certificate
active
07454585
ABSTRACT:
A system, method, and computer program product for semi-synchronously copying data from a first portion of memory to a second portion of memory are disclosed. The method comprises receiving, in a processor, a call for a semi-synchronous memory copy operation. The semi-synchronous memory copy operation preserves temporal persistence of validity for a virtual source address corresponding to a source location in a memory and a virtual target address corresponding to a target location in the memory by setting a flag bit. The call includes at least the virtual source address, the virtual target address, and an indicator identifying a number of bytes to be copied. The memory copy operation is placed in a queue for execution by a memory controller. The queue is coupled to the memory controller. At least one subsequent instruction is continued to be executed as the subsequent instruction becomes available from an instruction pipeline.
REFERENCES:
patent: 4937738 (1990-06-01), Uchiyama et al.
patent: 5377337 (1994-12-01), Antognini et al.
patent: 5577220 (1996-11-01), Combs et al.
patent: 6738870 (2004-05-01), Van Huben et al.
patent: 6950837 (2005-09-01), Subramoney et al.
patent: 2002/0078307 (2002-06-01), Zahir
patent: 2002/0169938 (2002-11-01), Scott et al.
patent: 2003/0196045 (2003-10-01), Matsubara et al.
patent: 2006/0036825 (2006-02-01), Maki et al.
patent: 0 604 015 (1994-06-01), None
patent: 2 228 116 (1990-08-01), None
patent: 2 271 653 (1994-04-01), None
patent: 63231652 (1987-03-01), None
patent: 10186967 (1996-12-01), None
International Search Report dated Jun. 6, 2007 for PCT Application No. EP2006/069672.
Appel, A.W., et al., “Real-Time Concurrent Collection on Stock Multiprocessors,” Proceedings of the SIGPLAN '88 Conference on Programming Language Design and Implementation, Atlanta, Georgia, Jun. 22-24, 1988, ACM 0-89791-269-1/88/006/0011.
Li, K., et al., “Evaluation of Memory System Extensions,” 1991 ACM 0-89791-394-9/91/0005/0084.
Tzou, S.Y., et al., “The Performance of Message-Passing Using Restricted Virtual Memory Remapping,” Software—Practice and Experience, vol. 21, Issue 3, 1991 by John Wiley & Sons, Ltd., pp. 251-267.
Tezuka, H., et al., “Pin-down Cache: A Virtual Memory Management Technique for Zero-Copy Communication,” Proceedings of the First Merged International Parallel Processing Symposium on Parallel and Distributed Processing, Mar. 30-Apr. 3, 1998, Orlando, Florida.
“Discriminatory DASD Input/Output,” IBM Technical Disclosure Bulletin, vol. 38, No. 7, Jul. 1995.
Arimilli Ravi K.
Govindaraju Rama K.
Hochschild Peter H.
Mealey Bruce G.
Sharma Satya P.
Campbell John E.
Fleit Gibbons Gutman Bongini & Bianco P.L
Gibbons Jon A.
International Business Machines - Corporation
Rojas Midys
LandOfFree
Efficient and flexible memory copy operation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient and flexible memory copy operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient and flexible memory copy operation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4047204