Efficient address generation for interleaver and de-interleaver

Error detection/correction and fault detection/recovery – Pulse or data error handling – Data formatting to improve error detection correction...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S786000

Reexamination Certificate

active

07024596

ABSTRACT:
Efficient address generation for interleaver and de-interleaver. The present invention performs interleaving and de-interleaving, at opposite ends of a communication channel, by employing an efficient address generation scheme that is adaptable across a wide variety of applications and platforms. The present invention is particularly applicable to communication channels that exhibit a degree of bursty type noise. By employing interleaving and de-interleaving at the opposite ends of the communication channel, the present invention is able to offer a degree of protection against data corruption that may be caused within the communication channel. The present invention allows convolutional interleaving and de-interleaving operation on a code word by code word basis. The present invention provides for very efficient address generation for RAM based convolutional interleaving and de-interleaving. The present invention also provides for reading, writing, and updating offset registers in a code word by code word base manner.

REFERENCES:
patent: 3652998 (1972-03-01), Forney, Jr.
patent: 5745497 (1998-04-01), Ben-Efraim et al.
patent: 5886998 (1999-03-01), Voith et al.
patent: 6014761 (2000-01-01), Lachish et al.
patent: 6138262 (2000-10-01), Baek
patent: 6151690 (2000-11-01), Peeters
patent: 6178530 (2001-01-01), Aman et al.
patent: 6748033 (2004-06-01), Shiraishi et al.
patent: 6785862 (2004-08-01), Zhang
Garello et al., Interleaver Properties and their applications to the trellis complexity analysis of turbo codes, May 2001, IEEE Trans. on Comm., vol. 49, No. 5, p. 793-807.
Hanna, S.A., Convolutional interleaving for digital radio communications, 1993, IEEE, p. 443-447.
Ramsey, John L., Realization of optimum interleavers, May 1970, IEEE, Trans. on. Info. Theory, vol. IT-16, No. 3, p. 338-345.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Efficient address generation for interleaver and de-interleaver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient address generation for interleaver and de-interleaver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient address generation for interleaver and de-interleaver will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3576627

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.