Effective use of a hardware barrier synchronization register...

Details Effective use of a hardware barrier synchronization register... Effective use of a hardware barrier synchronization register...

2006-09-25

2011-11-08

Puente, Emerson (Department: 2196)

Electrical computers and digital processing systems: virtual mac

Task management or control

Process scheduling

C718S108000

Reexamination Certificate

active

08056087

ABSTRACT:
A barrier synchronization register, accessible to the nodes in a distributed data processing system, has portions thereof allotted to threads which are present in multiple groups. The barrier synchronization register portion allotted to a given thread has stored therein, over time, group identifier numbers. In this way the state space of a barrier synchronization register is shared over more than one group of process threads.

REFERENCES:
patent: 7293200 (2007-11-01), Neary et al.
patent: 7512950 (2009-03-01), Marejka
patent: 7584342 (2009-09-01), Nordquist et al.
patent: 7640284 (2009-12-01), Goodnight et al.
patent: 7788468 (2010-08-01), Nickolls et al.
patent: 2003/0225816 (2003-12-01), Morrow et al.
patent: 2006/0143361 (2006-06-01), Kottapalli et al.
patent: 2006/0212868 (2006-09-01), Takayama et al.
patent: 2006/0230207 (2006-10-01), Finkler
patent: 2007/0074213 (2007-03-01), Ma et al.
“Using BSR in Communication Protocols,” Hanhong Xue, Sep. 26, 2005, pp. 1-4.

Affiliated with

Also associated with

Rating

Effective use of a hardware barrier synchronization register... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Effective use of a hardware barrier synchronization register..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Effective use of a hardware barrier synchronization register... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4299309