Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having schottky gate
Reexamination Certificate
2007-07-31
2011-12-20
Ahmadi, Mohsen (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having schottky gate
C438S256000, C438S376000, C438S514000, C438S630000, C438S752000, C257SE21315, C257SE21334, C257SE21347, C257SE21461, C257SE21593
Reexamination Certificate
active
08080452
ABSTRACT:
The invention relates to a method for selective deposition of Si or SiGe on a Si or SiGe surface. The method exploits differences in physico-chemical surface behavior according to a difference in doping of first and second surface regions. By providing at least one first surface region with a Boron doping of a suitable concentration range and exposing the substrate surface to a cleaning and passivating ambient atmosphere in a prebake step at a temperature lower or equal than 800° C., a subsequent deposition step of Si or SiGe will not lead to a layer deposition in the first surface region. This effect is used for selective deposition of Si or SiGe in the second surface region, which is not doped with Boron in the suitable concentration range, or doped with another dopant, or not doped. The method thus saves a usual photolithography sequence required for selective deposition of Si or SiGe in the second surface region according to the prior art.
REFERENCES:
patent: 6696328 (2004-02-01), Rhee et al.
patent: 2005/0136584 (2005-06-01), Boyanov et al.
patent: 2007/0026584 (2007-02-01), Marshall
patent: 2008/0202582 (2008-08-01), Noda
patent: 2008/0203449 (2008-08-01), Zhang et al.
patent: 2009/0087967 (2009-04-01), Todd
O'Neil, P.A., et al; “Growth of Selective Silicon Epitaxy Using Disilane and Chlorine on Heavily Implanted Substrates”; Journal of the Electrochemical Society, vol. 146, No. 8, 1999; pp. 3070-3078; XP009092920.
Alieu, J., et al; Performance, New Short and Narrow Channel Effects and Manufacturability With SI Epitaxial Channel for Low Voltage and Low Power 0.12/0.18 M CMOS Applications; Proceedings of the 29th European Solid-State Device Research Conference; 1999; pp. 400-403; XP009092907.
Liu, J., et al; “Nickel Germanosilicide Contacts Formed on Heavily Boron Doped Si1-GexSource/Drain Juncation for Nanoscale CMOS”; IEEE Transactions on Eelctron Devices; IEEE Service Center, Piscataway, NJ, US; vol. 52, No. 7; Jul. 2005; pp. 1535-1540; XP011135516; ISSN: 0018-9383.
Song, S., et al; “Design of SUB-100NM CMOSFETS: Gate Dielectrics and Channel Engineering”; 2000 Symposium on VLSI Technology, Digest of Technical Papers, Honolulu, Jun. 13-15, 2000; Symposium on VLSI Technology, New York, NY : IEEE, US; Jun. 13, 2000; pp. 190-191; XP000970813; ISBN: 0-7803-6306-x.
Noda, K., et al; “0.1 UM Delta-Doped MOSFET Using Post Low-Energy Implanting Selective Epitaxy”; Symposium on VLSI Technology, Digest of Technical Papers; Honolulu, Jun. 7-9, 1994; New Your, IEEE, US; vol. SYMP 14; Jun. 7, 1994; pp. 19-20; XP000498563; ISBN 0-7803-1922-2.
Kormann Thomas
Mondot Alexandre
Muller Markus Gerhard Andreas
Ahmadi Mohsen
Gardere Wynne & Sewell LLP
NXP B.V.
STMicroelectronics (Crolles 2) SAS
LandOfFree
Effecting selectivity of silicon or silicon-germanium... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Effecting selectivity of silicon or silicon-germanium..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Effecting selectivity of silicon or silicon-germanium... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4313341