Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2002-02-26
2003-07-29
Nhu, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S549000
Reexamination Certificate
active
06600188
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates generally to electrically erasable programmable read-only memory (EEPROM) devices. More particularly, it relates to a method for fabricating an EEPROM cell having an improved tunnel window which includes P-type lightly-doped drain regions located adjacent to and in contact with the edges of the polysilicon gate, thereby producing better programming endurance.
As is generally well-known in the art, electrically erasable programmable read-only memory devices can be both erased and programmed electrically without the necessity of exposure to ultraviolet light. Typically, an EEPROM memory cell is formed of three transistors consisting of a write or program transistor, a read transistor, and a sense transistor. Such a conventional EEPROM memory cell
10
is illustrated schematically in FIG.
1
and includes a write transistor
12
, a read transistor
14
, and a floating gate sense transistor
16
. The read transistor
14
and the sense transistor
16
are connected so as to function as an inverter which creates a so-called “zero-power cell”. The read transistor
14
has its source connected to a VD line
18
and its drain connected to the drain of the sense transistor
16
. The sense transistor has its floating gate FG capacitively coupled via a tunneling oxide diode D to the source of the write transistor
12
. The substrate of the tunnel diode D is a highly-doped active area which is referred to as a program junction. The floating gate FG is also capacitively coupled to Control Gate line CG via a gate capacitor C. The write transistor
12
has its drain connected to a word bitline WBL and its gate connected to a word line WL. The sense transistor
16
has its gate connected to the gate of the read transistor
14
and its source connected to a VS line
20
.
The various voltages applied to the EEPROM memory cell
10
of
FIG. 1
for programming and erasing operations, respectively, are listed in the Table below:
TABLE
WBL
CG
WL
VD
VS
Program
Vpp
0
Vpp+
0
0
Erase
0
Vpp+
Vdd
Vdd
Vdd
In order to program the EEPROM memory cell, an intermediate voltage Vpp (typically 11 V-12 V) is applied to the bitline WBL of the write transistor
12
and a relatively high voltage Vpp+ (typically 13 V-15V) is applied to the word line WL so as to pass the voltage Vpp to the source of the write transistor
12
. It will be noted that the Control Gate line CG, VD line
18
, and VS line
20
are all grounded. Under this bias condition, hot electrons are accelerated across the tunneling diode D from floating gate FG to source of the write transistor
12
, creating a voltage drop therebetween. Since the electrons are tunneling from the floating gate FG, this results in the storing of a positive charge on the floating gate of the sense transistor
16
.
In order to erase the EEPROM memory cell, a relatively high voltage Vpp+ (typically +13 V-15 V) is applied to the Control Gate line CG and a small positive voltage Vbb (i.e., +5 V) is applied to the word line WL, the VD line
18
, and the VS line
20
. The bitline WBL of the write transistor
12
is grounded. Under this bias condition, electrons are drawn back through the tunneling diode D from the source of the write transistor and onto the floating gate FG, creating a voltage drop therebetween. Since the electrons are tunneling to the floating gate, this results in the storing of a negative charge on the floating gate of the sense transistor
16
.
As is also known in the art, the key to the programming and erasing operations for Fowler-Norheim current injection is the tunneling oxide diode D. More specifically, the important element is the portion of the tunnel oxide through which the electrons flow which is sometimes referred to as a tunneling window. For the conventional EEPROM memory cell, N-type lightly-doped drain (NLDD) regions are located adjacent to and in contact with the edges of the polysilicon gate. This creates increased tunneling current at the polysilicon edges during Fowler-Norheim programming which, in turn, degrades the programming performance.
In view of this, it would still be desirable to provide a method for fabricating a tunnel oxide window for use in an EEPROM process which reduces or eliminates the problem of tunneling current at the polysilicon edges during programming. This is achieved in the present invention by the provision of P-type lightly-doped drain regions located at the polysilicon edges of the tunnel window which serves to reduce or neutralize the doping density of the N-type program junction surface at the polysilicon edges.
SUMMARY OF THE INVENTION
In accordance with a preferred embodiment of the present invention, there is provided a method for fabricating a tunnel oxide window for use in an EEPROM memory device. A PRJ region is implanted in a semiconductor substrate. A tunnel oxide layer is formed on the top surface of the PRJ region. A floating gate electrode is then formed over the tunnel oxide on the top surface of the PRJ region. A first type of impurity ions is implanted into the PRJ region on the opposed sides of the floating gate electrode with the gate electrode acting as a mask so as to form P-type lightly-doped drain regions.
First and second sidewall spacers are formed on the respective opposed sides of the gate electrode. A second type of impurity ions is implanted into the PRJ region on the opposed sides of the gate electrode with the gate electrode and the first and second sidewall spacers acting as a mask so as to form highly-doped N+ diffusion regions.
REFERENCES:
patent: 6172392 (2001-01-01), Schmidt et al.
patent: 6294810 (2001-09-01), Li et al.
patent: 6455375 (2002-09-01), Jiang et al.
Jiang Chun
Mehta Sunil D.
Lattice Semiconductor Corporation
Nhu David
LandOfFree
EEPROM with a neutralized doping at tunnel window edge does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with EEPROM with a neutralized doping at tunnel window edge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and EEPROM with a neutralized doping at tunnel window edge will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3100842