Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-03-12
2008-10-14
Nguyen, Dang T (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185140, C365S185100
Reexamination Certificate
active
07436710
ABSTRACT:
A memory device including a plurality of memory cells, each with a control gate NMOS transistor sharing a floating gate with a program/erase PMOS transistor which is, in turn, connected in series with an access PMOS transistor. The memory cells are formed in a common N-Well formed in a P-substrate, the NMOS transistor being formed in a p-doped pocket or base. The program/erase PMOS includes a gate, and first and second P+ doped regions formed in the N-Well, wherein the first P+ region is electrically connected to a corresponding bit line. The access PMOS includes a gate, and first and second P+ regions formed within the N-Well, wherein the first P+ region is electrically connected to the second P+ region of the program/erase PMOS, and the gate is electrically connected to a corresponding word line. The control gate NMOS includes source, drain, and gate, wherein the source and third drain as well as the p-doped pocket are electrically connected to a corresponding control gate line, and the gate is electrically connected to the gate of the program/erase PMOS, forming floating gate of the cell.
REFERENCES:
patent: 7002865 (2006-02-01), Agata et al.
patent: 2005/0030827 (2005-02-01), Gilliland et al.
Liu David Kuan-Yu
Prabhakar Venkatraman
Ratnakumar Nirmal
Fountain George L.
Fountain Law Group, Inc.
Maxim Integrated Products Inc.
Nguyen Dang T
LandOfFree
EEPROM memory device with cell having NMOS in a P pocket as... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with EEPROM memory device with cell having NMOS in a P pocket as..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and EEPROM memory device with cell having NMOS in a P pocket as... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3989277