Static information storage and retrieval – Read/write circuit – Erase
Patent
1985-09-27
1988-05-03
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Erase
365185, 3072385, G11C 1300
Patent
active
047424923
ABSTRACT:
Erasable programmable memory cell having a control gate, a row line and bit line is disclosed. Line driving circuitry coupled to the bit line and control gate applies a negative voltage to the bit line during the ERASE mode. The latter voltage is such that the voltage across the control gate, floating gate and drain of the floating gate transistor is sufficiently great to cause charging of the floating gate. The construction of the line driving circuit for applying the various voltages, including the negative erase voltage, to the control gate of the floating gate transistor is also disclosed. The line driving circuit is responsive to a control signal indicating the operating mode of the memory, and further includes blocking transistors so that the V.sub.pp voltage of the write operation is not coupled back to the circuit input which receives the control signal.
REFERENCES:
patent: 4004159 (1977-01-01), Rai et al.
patent: 4203158 (1980-05-01), Frohman-Bentchkowsky
patent: 4434478 (1984-02-01), Cook et al.
patent: 4437172 (1984-03-01), Masuoka
patent: 4466081 (1984-08-01), Masuoka
patent: 4490900 (1985-01-01), Chiu
patent: 4532535 (1985-07-01), Gerber et al.
patent: 4558344 (1985-12-01), Perlegos
patent: 4573144 (1986-02-01), Countryman, Jr.
patent: 4577295 (1986-03-01), Eitan et al.
patent: 4589097 (1986-05-01), Ebihara
patent: 4601020 (1986-07-01), Arakawa et al.
patent: 4615020 (1986-09-01), Rinerson et al.
patent: 4622737 (1986-11-01), Ravaglia
patent: 4628487 (1986-12-01), Smayling
patent: 4630085 (1986-12-01), Koyama
patent: 4646265 (1987-02-01), Takamizawa et al.
patent: 4654825 (1987-03-01), Rinerson
IEEE Journal of Solid-State Circuits, vol. SC-18, No. 5, Oct. 1983, "High Voltage Regulation and Process Considerations for High-Density 5 V--Only E.sup.2 PROM's" by Oto et al., pp. 532-534.
D'Arrigo Sebastiano
Smayling Michael C.
Anderson Rodney M.
Fears Terrell W.
Garcia Alfonso
Graham John G.
Texas Instruments Incorporated
LandOfFree
EEPROM memory cell having improved breakdown characteristics and does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with EEPROM memory cell having improved breakdown characteristics and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and EEPROM memory cell having improved breakdown characteristics and will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1510879