Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2002-09-06
2003-11-18
Lebentritt, Michael S. (Department: 2824)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S697000, C438S706000, C438S773000, C438S728000
Reexamination Certificate
active
06649514
ABSTRACT:
TECHNICAL FIELD
The present invention relates, generally, to non-volatile memory devices and fabrication processes and, more particularly, to inter-level-dielectric (ILD) structures for EEPROM memory devices and to methods of fabrication.
BACKGROUND
Non-volatile memory devices are both electrically erasable and programmable. Such devices retain data even after the power to the device is terminated. One particular type of non-volatile memory device is the EEPROM device. In a flash EEPROM device, programming and erasing is accomplished by transferring electrons to and from a floating-gate gate electrode through a thin dielectric layer, known as a tunnel oxide layer, located between the floating-gate electrode and the underlying substrate. Typically, the electron transfer is carried out either by hot electron injection, or by Fowler-Nordheim tunneling. In either electron transfer mechanism, a voltage is coupled to the floating-gate electrode by a control-gate electrode, which can be a doped region in the substrate. The control-gate electrode is capacitively coupled to the floating-gate electrode, such that a voltage applied to the control-gate electrode is coupled to the floating-gate electrode.
EEPROM cells are extensively used in programmable logic devices (PLDs). EEPROM cells used in PLDs can have a two-transistor design or a three-transistor design. A three transistor EEPROM cell, for example, includes a write transistor, a read transistor, and a sense transistor. In a two-transistor device, the functions of read and sense transistors are combined into a single transistor. To program PLD EEPROMs, a high voltage V
pp
+ is applied to the gate electrode of the write transistor and a relatively low V
pp
is applied to the drain (bit line contact) of the write transistor. The voltage applied to the write transistor gate electrode turns the write transistor on allowing the voltage applied to the bit line to be transferred to the source of the write transistor. Electrons on the floating-gate electrode are drawn from the floating-gate electrode to the source of the write transistor, leaving the floating-gate electrode at a high positive potential. The application of such high voltage levels is a write condition that results in a net positive charge being stored in the EEPROM cell.
To erase the EEPROM cell, a voltage V
cc
is applied to the gate of the write transistor and ground potential is applied to the bit line and a high voltage V
pp
+ is applied to the control-gate electrode. Under this bias condition, the high voltage applied to control-gate electrode is coupled to the floating-gate electrode and the EEPROM cell is erased by the transfer of electrons from the substrate to the floating-gate electrode.
To effectively store information, electrical charge must remain on the floating-gate electrode after a programming operation. EEPROM devices are typically constructed as memory cells packed closely together in a memory array. As the EEPROM memory cell and neighboring cells are continually programmed and erased, the active cell is subjected to high voltage levels, for example V
pp
+ is typically at least about 12 volts. Neighboring cells also experience a high electric field during the program and erase operations of a selected cell.
During high voltage operation, there is a tendency for the charge on the floating-gate to bleed off, or leak, as a result of exposure to high electric fields. When charge leaks from the floating-gate, the memory cell will lose its stored data. Good data retention is a key reliability characteristic of a non-volatile memory device. As memory devices are scaled to smaller and smaller dimensions, good data retention becomes more difficult achieve. This is due, in part, to the high packing density of the memory cells and to the relatively small size of the floating-gate charge storage layer. Better data retention can be obtained in advanced memory devices by improving the overlying electrical insulation layers that reside between the charge storage elements and the electrical interconnect layers. Accordingly, a need exists for an EEPROM device and fabrication process to produce an EEPROM device having improved data retention characteristics.
SUMMARY
An EEPROM memory device and fabrication process is provided for an EEPROM memory device having improved data retention characteristics. In one aspect of the invention, an inter-level-dielectric layer is provided that is fabricated using a two-step deposition process. An annealing process is carried out between the two deposition steps to improve the electrical insulation characteristics of the inter-level-dielectric (ILD) layer. Additionally, the ILD layer is doped to improve its step coverage and annealing characteristics. In a further aspect of the invention, the first deposited layer is etched back prior to depositing the second layer. In a preferred embodiment of the invention, the first deposited layer is doped with boron and phosphorous, and the second deposited layer is doped with phosphorous. An EEPROM device fabricated in accordance with the invention includes a floating-gate transistor having stable threshold voltage values, even when subjected to high temperature baking over a prolonged period of time. EEPROM devices fabricated in accordance with the invention also exhibit high. endurance and show little high voltage leakage.
In one aspect, the invention includes providing a substrate having a high voltage device layer thereon. A first oxide layer is deposited on the device layer and the first oxide layer is thermally treated. A second oxide layer is then deposited to overlie the first oxide layer after thermally treating the first oxide layer. The first oxide layer is preferably deposited using an alkyl silicon source gas, such as tetraethylorsilane and the like.
In another aspect of the invention, an EEPROM memory device is provided having a floating-gate transistor that is fabricated to have a specified threshold voltage. A dielectric liner overlies the floating-gate transistor. An annealed, boron-doped oxide layer overlies the dielectric liner. A second oxide layer overlies the annealed, boron-doped oxide layer.
REFERENCES:
patent: 5298436 (1994-03-01), Radosevich et al.
patent: 5332914 (1994-07-01), Hazani
patent: 5598028 (1997-01-01), Losavio et al.
patent: 5717237 (1998-02-01), Chi
patent: 5726087 (1998-03-01), Tseng et al.
patent: 5895259 (1999-04-01), Carter et al.
patent: 5994231 (1999-11-01), Sonego et al.
patent: 6136652 (2000-10-01), Hazani
patent: 6162247 (2000-12-01), Weadock et al.
patent: 6362508 (2002-03-01), Rasovsky et al.
patent: 6437424 (2002-08-01), Noma et al.
patent: 6542412 (2003-04-01), Ogura et al.
patent: 6551867 (2003-04-01), Ozeki et al.
patent: 6552587 (2003-04-01), Kim et al.
patent: 6576546 (2003-06-01), Gilbert et al.
Jiang Chun
Mehta Sunil D.
Brinks Hofer Gilson & Lione
Lattice Semiconductor Corporation
Lebentritt Michael S.
LandOfFree
EEPROM device having improved data retention and process for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with EEPROM device having improved data retention and process for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and EEPROM device having improved data retention and process for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3115580