Static information storage and retrieval – Systems using particular element – Semiconductive
Patent
1980-12-29
1983-04-19
Hecker, Stuart N.
Static information storage and retrieval
Systems using particular element
Semiconductive
365191, 357 23, G11C 1140, G11C 700
Patent
active
043808042
ABSTRACT:
A three gate programmable memory cell comprised of a variable threshold memory element medial of two access gate elements, together forming a series path whose conductive state can be altered by any one of the series elements. Each cell has lines for individually accessing the three gate electrodes, in addition to line connections to opposite ends of the conductive path formed by the elements in series. In one form, an alterable threshold transistor is connected in series between two field effect transistors, one of the two controlling cell addressing and the other actuating the read mode. The cell is erased with a high voltage pulse on the memory line. Subsequent programming of the cell is defined by the voltage states on the word and bit lines of the addressing transistor in time coincidence with an opposite polarity, shorter duration pulse on the memory line. The logic state stored in the cell is defined by the presence or absence of a conductive path through the cell when all three gates are biased to their read mode levels. A unitary configuration of the cell includes a single substrate, with a channel defined between doped node regions. Electrically isolated gate electrodes of the three transistors are symmetrically disposed adjacent each other over the channel to control its conductivity in segments. The cells are amenable to being grouped in arrays, while retaining the independence of the high voltage memory line and the flexibility of individual row and column addresses.
REFERENCES:
patent: 4099196 (1978-07-01), Simko
patent: 4112507 (1978-09-01), White et al.
patent: 4175291 (1979-11-01), Spence
patent: 4314265 (1982-02-01), Simko
Tarui et al, IEEE jour. of Solid-State Cir., vol. SC-7, No. 5, 10/72, pp. 369-375, "Electrically Reprogrammable Nonvolatile Semiconductor Memory".
Bentchkowsky, "FAMOS-A New Semiconductor Charge Storage Device", Solid-State Electronics, Pergamon Press, vol. 17, pp. 517-529, 1974.
Grice et al, "Electrically Programmable Logic Array", IBM Tech. Disc. Bul., vol. 22, No. 10, 3/80, pp. 4621-4622.
Giebel, "An 8k EE PROM Using the SIMOS Storage Cell", IEEE Jour. of Solid-State Cir., vol. SC-15, No. 3, 6/80, pp. 311-315.
H. A. Richard Wegener, "The Gated-Access MNOS Memory Transistor," IEEE Trans. on Electron Devices, vol. ED-27, No. 1, pp. 266-276, Jan. '80, (published approx. Feb. 14, 1980).
Y. N. Hsieh et al, "Electrically Alterable Programmable Logic Array (EAPLA)," 1980 International Electron Devices Meeting, (IEDM) Tech. Digest, pp. 598-601, Dec. 8-10, 1980.
R. Kondo et al, "Dynamic Injection MNOS Memory Devices," Digest of Technical Papers, The 11th Conf. on Solid State Devices, Tokyo, pp. 165 and 166, Aug. 1979.
R. Kondo et al, "Dynamic Injection MNOS Memory Devices," Proc. of 11th Conf. (1979 International) on Solid State Devices, Tokyo, Japanese Jour. of Applied Physics, vol. 19, Supp. 19-1, pp. 231-237, 1980.
K. Horninger, "A High-Speed ESFI SOS Programmable Logic Array with an MNOS Version," IEEE Jour. of Solid-State Circuits, vol. SC-10, No. 5, pp. 331-336, Oct. 1975.
Lockwood George C.
Trudel Murray L.
Cavender J. T.
Dalton Philip A.
Hecker Stuart N.
NCR Corporation
Salys Casimer K.
LandOfFree
Earom cell matrix and logic arrays with common memory gate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Earom cell matrix and logic arrays with common memory gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Earom cell matrix and logic arrays with common memory gate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-839512