Early triggered ESD MOSFET protection circuit and method...

Details Early triggered ESD MOSFET protection circuit and method... Early triggered ESD MOSFET protection circuit and method...

2005-10-25

2005-10-25

Jackson, Stephen W. (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

Reexamination Certificate

active

06958896

ABSTRACT:
An early triggered MOSFET ESD protection circuit based on reduction of the trigger voltage is described. A transient negative voltage is generated and applied to a gate of a MOSFET during a positive ESD event. The instant invention improves ESD performance, and is particularly useful for thin gate oxide of 40 Å and less.

REFERENCES:
patent: 5218222 (1993-06-01), Roberts
patent: 5701024 (1997-12-01), Watt
patent: 5852541 (1998-12-01), Lin et al.
patent: 5870268 (1999-02-01), Lin et al.
patent: 5982601 (1999-11-01), Lin
patent: 6043967 (2000-03-01), Lin
patent: 6064556 (2000-05-01), Ravanelli
patent: 6091593 (2000-07-01), Lin
patent: 6304127 (2001-10-01), Lin
patent: 6611025 (2003-08-01), Lin

Affiliated with

Also associated with

Rating

Early triggered ESD MOSFET protection circuit and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Early triggered ESD MOSFET protection circuit and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Early triggered ESD MOSFET protection circuit and method... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3454818