Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-02-10
2010-10-05
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07810058
ABSTRACT:
A method estimates the effective switched capacitance for any number of resource types that may be used to form a yet-to-be fabricated IC device using pre-layout netlists of the various resource types. The effective switched capacitances of the resource types are then combined with the operating frequency and the resource utilization of a user design to estimate the power consumption of the user design to be implemented in the device before physical samples of the device are available.
REFERENCES:
patent: 5535370 (1996-07-01), Raman et al.
patent: 6212665 (2001-04-01), Zarkesh et al.
patent: 6272668 (2001-08-01), Teene
patent: 6606532 (2003-08-01), Yasuura et al.
patent: 6950998 (2005-09-01), Tuan
patent: 6993737 (2006-01-01), Anderson et al.
patent: 7000204 (2006-02-01), McGuffin et al.
patent: 7076405 (2006-07-01), Uchino
patent: 2006/0009959 (2006-01-01), Fischer et al.
patent: 2007/0164785 (2007-07-01), He
Anderson et al., “Switching Activity Analysis and Pre-layout Activity Prediction for FPGAs”, ACM/IEEE, Apr. 5-6, 2003, pp. 1-36.
Anderson et al., “Power estimation techniques for FPGAs,” IEEE, 2003, pp. 1-2.
Li et al., “Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics,” ACM, Feb. 22-24, 2004, pp. 17-26.
Shang et al., “Dynamic Power Consumption In Virtex.TM—II FPGA Family,” ACM, Feb. 24-26, 2002, pp. 157-164.
Degalahal, Vijay et al.; “Methodology for High Level Estimation of FPGA Power Consumption,” pp. 657-660, available from Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124, 2005.
Anderson, Jason H., et al., “Switching Activity Analysis and Pre-Layout Activity Prediction for FPGAs”, ACM/IEEE International Workshop on Systems-Level Interconnect Prediction (SLIP 03), Monterey, California, Apr. 5-6, 2003, pp. 15-21.
King John J.
Paradice III William L.
Siek Vuthe
Tong Kin-Wah
Xilinx , Inc.
LandOfFree
Early power estimator for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Early power estimator for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Early power estimator for integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4187192