Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-09-27
2010-06-08
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C326S041000, C326S044000, C326S047000, C326S049000, C326S102000, C257S209000, C257S529000
Reexamination Certificate
active
07735046
ABSTRACT:
An e-fuse circuit, a method of programming the e-fuse circuit, and a design structure of the e-fuse circuit. The method includes in changing the threshold voltage of one selected field effect transistor of two field effect transistors connected to different storage nodes of the circuit so as to predispose the circuit place the storage nodes in predetermined and opposite states.
REFERENCES:
patent: 4907180 (1990-03-01), Smith
patent: 5341382 (1994-08-01), Levitt
patent: 5956269 (1999-09-01), Ouyang et al.
patent: 6532579 (2003-03-01), Sato et al.
patent: 6983428 (2006-01-01), Cernea
patent: 7301797 (2007-11-01), Kimura
patent: 7313021 (2007-12-01), Horiuchi
patent: 7595527 (2009-09-01), Bertin et al.
patent: 2005/0091630 (2005-04-01), Madurawe
patent: 2008/0212361 (2008-09-01), Bertin et al.
patent: 2009/0184389 (2009-07-01), Bertin et al.
patent: 05081883 (1993-04-01), None
patent: 11317085 (1999-11-01), None
Harding Riyon W.
International Business Machines - Corporation
Kik Phallaka
Schmeiser Olsen & Watts
LandOfFree
E-fuse and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with E-fuse and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and E-fuse and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4186478