Dynamically sizing a bus transaction for dual bus size interoper

Details Dynamically sizing a bus transaction for dual bus size interoper Dynamically sizing a bus transaction for dual bus size interoper

1997-05-05

2000-01-11

Lee, Thomas C.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

710129, G06F 1340

Patent

active

060147202

ABSTRACT:
A circuit dynamically sizes a bus transaction on a bus of a first size. The bus is formed by multiple signals. The circuit comprises a separator, a selecting element, and a combining element. The separator separates the bus signals into two groups of signals of a second size. The selecting element selects one of the two separated groups in response to a control signal indicating the data size of the bus transaction. The combining element combines a separated group of signals and a selected group of signals.

REFERENCES:
patent: 4663732 (1987-05-01), Robinson
patent: 5233616 (1993-08-01), Callander
patent: 5373467 (1994-12-01), Wang
patent: 5388227 (1995-02-01), McFarland
patent: 5446845 (1995-08-01), Arroyo et al.
patent: 5594877 (1997-01-01), Lentz et al.
patent: 5627975 (1997-05-01), Bryant et al.
patent: 5649127 (1997-07-01), Hang
patent: 5651137 (1997-07-01), MacWilliams et al.
patent: 5673396 (1997-09-01), Smolansky et al.
patent: 5768546 (1998-06-01), Kwon

Affiliated with

Also associated with

Rating

Dynamically sizing a bus transaction for dual bus size interoper does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamically sizing a bus transaction for dual bus size interoper, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamically sizing a bus transaction for dual bus size interoper will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1470606