Dynamically setting burst length of memory device by...

Details Dynamically setting burst length of memory device by... Dynamically setting burst length of memory device by...

2005-12-08

2009-10-13

Peyton, Tammara (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Data transfer specifying

C710S002000, C710S005000, C710S014000, C710S033000, C711S104000, C711S105000, C711S106000, C711S127000, C711S165000, C711S170000, C711S212000, C365S189050, C365S201000, C365S203000, C365S203000, C365S204000, C365S233100, C365S236000

Reexamination Certificate

active

07603493

ABSTRACT:
One or more external control pins and/or addressing pins on a memory device are used to set one or both of a burst length and burst type of the memory device.

REFERENCES:
patent: 4315308 (1982-02-01), Jackson
patent: 4394753 (1983-07-01), Penzel
patent: 4480307 (1984-10-01), Budde et al.
patent: 4481572 (1984-11-01), Ochsner
patent: 4623986 (1986-11-01), Chauvel
patent: 4663735 (1987-05-01), Novak et al.
patent: 4675850 (1987-06-01), Kumanoya et al.
patent: 4734909 (1988-03-01), Bennett et al.
patent: 4755937 (1988-07-01), Glier
patent: 4757473 (1988-07-01), Kurihara et al.
patent: 4763249 (1988-08-01), Bomba et al.
patent: 4785394 (1988-11-01), Fischer
patent: 4785428 (1988-11-01), Bajwa et al.
patent: 4845664 (1989-07-01), Aichelmann, Jr. et al.
patent: 4870622 (1989-09-01), Aria et al.
patent: 4876670 (1989-10-01), Nakabayashi et al.
patent: 5022004 (1991-06-01), Kurtze et al.
patent: 5134699 (1992-07-01), Aria et al.
patent: 5142637 (1992-08-01), Harlin et al.
patent: 5179687 (1993-01-01), Hidaka et al.
patent: 5218686 (1993-06-01), Thayer
patent: 5590086 (1996-12-01), Park et al.
patent: 5598376 (1997-01-01), Merritt et al.
patent: 5606717 (1997-02-01), Farmwald et al.
patent: 5717639 (1998-02-01), Williams et al.
patent: 5737587 (1998-04-01), Leung et al.
patent: 5896404 (1999-04-01), Kellogg et al.
patent: 5918072 (1999-06-01), Bhattacharya
patent: 5946269 (1999-08-01), Jang
patent: 6088760 (2000-07-01), Walker et al.
patent: 6272577 (2001-08-01), Leung et al.
patent: 6324116 (2001-11-01), Noh et al.
patent: 6327175 (2001-12-01), Manapat et al.
patent: 6339817 (2002-01-01), Maesako et al.
patent: 6414890 (2002-07-01), Arimoto et al.
patent: 6414894 (2002-07-01), Ooishi et al.
patent: 6483772 (2002-11-01), Ozawa et al.
patent: 6493789 (2002-12-01), Ware et al.
patent: 6580659 (2003-06-01), Roohparvar
patent: 6640266 (2003-10-01), Arcoleo et al.
patent: 6651134 (2003-11-01), Phelan
patent: 6665222 (2003-12-01), Wright et al.
patent: 6823485 (2004-11-01), Muranaka
patent: 2003/0135702 (2003-07-01), Hongo et al.
patent: 60-80193 (1985-05-01), None
patent: 62-51387 (1987-03-01), None
patent: 63-142445 (1988-06-01), None
patent: 63-239676 (1988-10-01), None
patent: WO 89/06013 (1989-06-01), None
Micron Technology Inc. date sheet: “128Mb: x4,x8,x16 SDRAM”; © 1999, Micorn technology, Inc., pp. 1-55.
Graham, A. et al., “Pipelined static RAM endows cache memories with 1-ns. speed”, Electronic Design, Dec. 27, 1984, pp. 157-171.
“iAPX 43201 iAPX 43202 VLSI General Data Processor”, Intel.
“iAPX 43203 Vlsi Interface Processor”, Intel.
“Configurations for Solid State Memories”, JEDEC Solid State Technology Association, JEDEC Standard No. 21-C, Release 9, Aug. 1999.
“Electrical Specifications for iAPX 43204 Bus-Interface Unit (BIU) and iAPX 43205 Memory Control Unit (MCU)”, Intel, Mar. 1983.
“iAPX 43204 iAPX 43205 Fault Tolerant Bus Interface and Memory Control Units”, Intel, Mar. 1983.
“iApx 432 Interconnect Architecture Reference Manual”, Intel.
Lodi, R.J. et al., “Chip and System Characteristics of a 2048-Bit MNOS-Boram LSI Circuit”, IEEE International Solid State Circuits Conference, Feb. 1976.
Lodi, R.J. et al., “MNOS-BORAM Memory Characteristics”, IEEE Journal of Solid-State Circuits, Vo. SC-11, No. 5, Oct. 1976.
“Synchronous Dram”, Micron Semiconductor, Inc., 1994.
Thorson, M., “ECL Bus Controller Hits 266 Mbytes/s; MIPS R6020 Handles CPU, RAM, I/O Interface”, Microprocessor Report, Jan. 24, 1990, pp. 12-14, 1-2.
“IEEE Standard for a Simple 32-Bit Backplane Bus: NuBus”, Technical Committee on Microcomputers and Microprocessors of the IEEE Computer Society, 1988.
Rau, B.R. et al., “The Cydra 5 Departmental Supercomputer; Design Philosophies, Decisions, and Trade-offs”, IEEE, 1989, pp. 12-29.
Gustayson, D.B. et al., “The Scalable Coherent Interface Project (SuperBus)”, Scalable Coherent Interface, Aug. 22, 1988.
Schanke, M., “Proposal for Clock Distribution in Sci.”, Dolphin Sever Technology, May 5, 1989.
Gustayson D.B., “Scalable Coherent Interface” COMPCON, 1989.
Gustayson, D.B., “The Scalable Coherent Interface, IEEE P1596, Status and Possible Applications to Data Acquisition and Physics”, IEEE Nuclear Science Symposium, Jan. 1990.
Aines, K., “SCI: A Proposal for SCI Operation”, Norsk Data A/S, Oslo, Norway, Nov. 10, 1988.
Aines, K., “SCI: A Proposal for Sci Operation”, Norsk Data A/S, Oslow, Norway, Jan. 6, 1989.
Kristiansen, E. et al., “Scalable Coherent Interface”, Eurobus Conference Proceedings, Munich, May 9-10, 1989.
“Draft Standard for a High-Speed Memory Interface (SyncLink)”, Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society,1996.
Kristiansen, E. et al., “Scalable Coherent Interface”, Eurobus, London, Sep. 1989.
C-DRAM Advantages.
Watanabe, S. et al., “An Experimental 16-Mbit CMOS DRAM Chip with a 100-MHz Serial READ/WRITE Mode”, IEEE Journal of Solid-State Circuits, vol. 24, No. 3, Jun. 1982, pp. 763- 770.
Exh. 14., Morgan, K. “The CVAX CMCTLl — A CMOS Memory Controller Chip”, Digital Technical Journal, No. 7, Aug. 1988, pp. 139-143.
Chelsey

Affiliated with

Also associated with

Rating

Dynamically setting burst length of memory device by... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamically setting burst length of memory device by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamically setting burst length of memory device by... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4118811