Dynamically reconfiguring clock domains on a chip

Details Dynamically reconfiguring clock domains on a chip Dynamically reconfiguring clock domains on a chip

2007-01-09

2007-01-09

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

10791086

ABSTRACT:
Disclosed is an integrated circuit that includes clock generation circuitry which generates a master clock signal and at least one other clock signal. The master clock signal and the other clock signal are transmitted through a clock distribution tree to a circuit component. In a default mode, the circuit component receives the master clock signal at a first component block to create a first time domain for the first component block and receives the other clock signal at a second component block to create a second time domain for the second component block. Bypass logic creates a bypass path to allow the second component block to receive the master clock signal such that the clock domain of the second component block is the same as the clock domain of the first component block such that signals can be transferred between the clock domains with reduced latency.

REFERENCES:
patent: 5452239 (1995-09-01), Dai et al.
patent: 5896299 (1999-04-01), Ginetti et al.
patent: 6127874 (2000-10-01), Wakabayashi et al.
patent: 6173435 (2001-01-01), Dupenloup
patent: 6205572 (2001-03-01), Dupenloup
patent: 6340905 (2002-01-01), Schultz
patent: 6367060 (2002-04-01), Cheung et al.
patent: 6434704 (2002-08-01), Dean et al.
patent: 6523155 (2003-02-01), Ruedinger
patent: 6536024 (2003-03-01), Hathaway
patent: 6643829 (2003-11-01), Borkovic et al.
patent: 6668357 (2003-12-01), Masleid
patent: 7051294 (2006-05-01), Masleid
patent: 2002/0040458 (2002-04-01), Dervisoglu et al.

Affiliated with

Also associated with

Rating

Dynamically reconfiguring clock domains on a chip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamically reconfiguring clock domains on a chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamically reconfiguring clock domains on a chip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3787833