Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2011-04-12
2011-04-12
Tan, Vibol (Department: 2819)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S314000, C710S315000, C710S071000, C326S041000
Reexamination Certificate
active
07925814
ABSTRACT:
A dynamically configurable logic gate includes an input summer for receiving a first input signal and a second input signal to generate a summed input signal. Further the dynamically configurable logic gate includes a nonlinear element that applies a nonlinear function to the summed input signal to produce a nonlinear output signal. The dynamically configurable logic gate output signal corresponds to one of a plurality of different logic gates responsive to adjusting the summed input signal and/or the nonlinear function. In another embodiment, the dynamically configurable logic gate includes feedback to one of the inputs. The dynamically configurable logic gate receives the two inputs and operates as one of a plurality of different logic gate types so as to produce an output signal that corresponds to a memory latch according to a selection of the control signal. An array structure of dynamically configurable logic elements is also disclosed.
REFERENCES:
patent: 6066961 (2000-05-01), Lee et al.
patent: 6466051 (2002-10-01), Jones et al.
patent: 6708191 (2004-03-01), Chapman et al.
patent: 7096437 (2006-08-01), Ditto et al.
patent: 7415683 (2008-08-01), Ditto et al.
patent: 7453285 (2008-11-01), Kiel et al.
patent: 7519747 (2009-04-01), Cory et al.
patent: 7765382 (2010-07-01), Chester
patent: 2008/0250225 (2008-10-01), Chester
patent: 2010/0219858 (2010-09-01), Ditto et al.
International Search Report and Written Opinion mailed Dec. 3, 2008, PCT/US2008/063085.
Murali, et al., “Chaos computing: experimental realization of NOR gate using a simple chaotic circuit,” Physics Letters A, vol. 339, pp. 39-44, Mar. 8, 2005.
Murali, et al., “Experimental realization of chaos control by thresholding,” Physical Review E., vol. 68, Jul. 14, 2003.
Chaologix, Inc.
Fleit Gibbons Gutman Bongini & Bianco PL
Gibbons Jon A.
Tan Vibol
LandOfFree
Dynamically configurable high speed interconnect using a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamically configurable high speed interconnect using a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamically configurable high speed interconnect using a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2687766