Dynamically allocated store queue for a multithreaded processor

Details Dynamically allocated store queue for a multithreaded processor Dynamically allocated store queue for a multithreaded processor

2011-08-23

2011-08-23

Chan, Eddie (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Processing control for data transfer

C712S216000

Reexamination Certificate

active

08006075

ABSTRACT:
Systems and methods for storage of writes to memory corresponding to multiple threads. A processor comprises a store queue, wherein the queue dynamically allocates a current entry for a committed store instruction in which entries of the array may be allocated out of program order. For a given thread, the store queue conveys store data to a memory in program order. The queue is further configured to identify an entry of the plurality of entries that corresponds to an oldest committed store instruction for a given thread and determine a next entry of the array that corresponds to a next committed store instruction in program order following the oldest committed store instruction of the given thread, wherein said next entry includes data identifying the entry. The queue marks an entry as unfilled upon successful conveying of store data to the memory.

REFERENCES:
patent: 2926317 (1960-02-01), Blitz
patent: 3093805 (1963-06-01), Osifchin et al.
patent: 3659916 (1972-05-01), Marcatill
patent: 4382236 (1983-05-01), Suzuki
patent: 4666226 (1987-05-01), Legrand et al.
patent: 4707671 (1987-11-01), Suzuki et al.
patent: 4812275 (1989-03-01), Yumoto
patent: 4818239 (1989-04-01), Erk
patent: 4878856 (1989-11-01), Maxwell
patent: 4891616 (1990-01-01), Renken et al.
patent: 4908259 (1990-03-01), Yumoto
patent: 5015519 (1991-05-01), Yumoto
patent: 5069626 (1991-12-01), Patterson et al.
patent: 5080609 (1992-01-01), Fabian et al.
patent: 5085590 (1992-02-01), Galloway
patent: 5098769 (1992-03-01), Nakai et al.
patent: 5108295 (1992-04-01), Koike et al.
patent: 5114364 (1992-05-01), Hunter
patent: 5133669 (1992-07-01), Barnhouse et al.
patent: 5149915 (1992-09-01), Brunker et al.
patent: 5160275 (1992-11-01), Nakamura et al.
patent: 5192228 (1993-03-01), Collins et al.
patent: 5235132 (1993-08-01), Ainsworth et al.
patent: 5267876 (1993-12-01), Rupert et al.
patent: 5468918 (1995-11-01), Kanno et al.
patent: 5575688 (1996-11-01), Crane
patent: 5626483 (1997-05-01), Naitoh
patent: 5727956 (1998-03-01), Mitra et al.
patent: 5909012 (1999-06-01), Todd et al.
patent: 5986607 (1999-11-01), Rudisill
patent: 5995380 (1999-11-01), Eakins et al.
patent: 6074248 (2000-06-01), Huang
patent: 6185354 (2001-02-01), Kronz et al.
patent: 6200146 (2001-03-01), Sarkissian
patent: 6296518 (2001-10-01), Avery et al.
patent: 6302731 (2001-10-01), Kring
patent: 6464510 (2002-10-01), Len
patent: 6491545 (2002-12-01), Speigel et al.
patent: 6721874 (2004-04-01), Le et al.
patent: 6765804 (2004-07-01), Hudson et al.
patent: 6840810 (2005-01-01), Brunker et al.
patent: 6899546 (2005-05-01), Longueville et al.
patent: 6976881 (2005-12-01), Brunker et al.
patent: 6988186 (2006-01-01), Eickemeyer et al.
patent: 7061342 (2006-06-01), Brunker et al.
patent: 7101188 (2006-09-01), Summers et al.
patent: 7273401 (2007-09-01), Zaderej et al.
patent: 2003/0010529 (2003-01-01), Sievenpiper et al.
patent: 2005/0026469 (2005-02-01), Ice et al.
patent: 2008/0102692 (2008-05-01), Zaderej et al.
patent: 2009/0013135 (2009-01-01), Burger et al.
patent: 2010/0293347 (2010-11-01), Luttrell
patent: 43 26 989 (1994-03-01), None
patent: 44 16 986 (1995-05-01), None
patent: 195 03 666 (1995-09-01), None
patent: 0 343 771 (1989-11-01), None
patent: 0 598 336 (1994-05-01), None
patent: 0 693 795 (1996-01-01), None
patent: 0 901 201 (1999-03-01), None
patent: 655803 (1951-08-01), None
patent: 1106602 (1989-04-01), None
patent: 62264081 (1989-04-01), None
patent: 10276203 (1998-09-01), None
Emer et al.; Late-Binding: Enabling Unordered Load-Store Queues; 2007; ISCA '07.
International Search Report for PCT/US2004/007841, Nov. 22, 2004.

Affiliated with

Also associated with

Rating

Dynamically allocated store queue for a multithreaded processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamically allocated store queue for a multithreaded processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamically allocated store queue for a multithreaded processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2634398