Dynamically adaptable memory controller for various size memorie

Details Dynamically adaptable memory controller for various size memorie Dynamically adaptable memory controller for various size memorie

1989-07-28

1993-08-17

Dixon, Joseph L.

Boots, shoes, and leggings

395400, 364DIG1, 3642431, 3642437, 36424531, G06F 1206

Patent

active

052376729

ABSTRACT:
There is disclosed a system and method for operating a memory controller in a manner which will allow memories with differing address sizes to be connected to a common bus. The controller decodes address information to change from a determined default address size to another address size on a dynamic basis during the actual memory access cycle. Upon detection of larger memory size, an adjustment occurs in the presentation of address information on the common address bus.

REFERENCES:
patent: 4234934 (1980-11-01), Thorsrud
patent: 4571676 (1986-02-01), Mantellina et al.
patent: 4649511 (1987-03-01), Gdula
patent: 4675808 (1987-06-01), Grinn et al.
patent: 4744025 (1988-05-01), Lipcon et al.
patent: 4760522 (1988-07-01), Weatherford et al.
patent: 4809234 (1989-02-01), Kuwashiro
patent: 4860252 (1989-08-01), Sykora
patent: 4888687 (1989-12-01), Allison et al.
patent: 4908789 (1990-03-01), Blokkum et al.
patent: 4951248 (1990-08-01), Lynch
patent: 4980850 (1990-12-01), Morgan
Mano, "Computer System Architecture", Second edition, 1982, pp. 59-62.

Affiliated with

Also associated with

Rating

Dynamically adaptable memory controller for various size memorie does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamically adaptable memory controller for various size memorie, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamically adaptable memory controller for various size memorie will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2251284