Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2000-09-29
2004-02-17
Tran, Anh (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S032000, C326S033000, C326S034000, C326S087000
Reexamination Certificate
active
06693450
ABSTRACT:
BACKGROUND
This invention relates to dynamic output impedance adjustment.
A driver is a digital electronic circuit for holding a binary value, and communicating it to other circuits to which it is connected. The binary value is represented by a voltage level. It is common to connect a driver to a data bus for communicating the binary value to a receiving circuit by “driving” the bus to a desired voltage level. In a typical parallel interface, one of the voltage levels (HIGH or LOW) is a power rail voltage, and the other voltage signal is a “swing voltage” away from the power rail voltage. That is, the difference between a voltage HIGH signal on bus line and a voltage LOW signal is called the “signal swing.”
The driver has an inherent output impedance. The driver's output impedance when driving the bus to a voltage HIGH level may differ from the driver's output impedance when driving the bus to a voltage LOW level. In addition, the bus has an inherent transmission line or characteristic impedance, and the receiving end of a parallel-terminated system has an input impedance, called the termination impedance. To obtain a high rate of data transfer on the bus, the characteristic impedance should closely match the termination impedance.
REFERENCES:
patent: 5134311 (1992-07-01), Biber et al.
patent: 5596285 (1997-01-01), Marbot et al.
patent: 5677639 (1997-10-01), Masiewicz
patent: 6060907 (2000-05-01), Vishwanthaiah et al.
patent: 6118310 (2000-09-01), Esch, Jr.
patent: 6177809 (2001-01-01), Tonti et al.
patent: 0 463 316 (1992-01-01), None
patent: 11145814 (1999-05-01), None
DeHon et al.,IEEE International Solid-State Circuits Conference, 1993, “Automatic Impedance Control,” pp. 164-165,.
Gabara et al.,IEEE Journal of Solid State Circuits, 1992, 27(8):1176-1185.
Knight et al.,IEEE Journal of Solid-State Circuits; 1988, 23(2):457-464.
Kushiyama et al., IEEE Journal of Solid-State Circuits, 1993, 28(4):490-498.
Pilo et al.,IEEE International Solid-State Circuits Conference, 1996, pp. 148-149.
Takahashi et al.,IEEE International Solid-State Circuits Conference, 1995, “A CMOS Gate Array with 600Mb/s Simultaneous Bidirectional I/O Circuits,” pp. 40-41.
Trotter, et al.,IEEE, 1994, “A CMOS Low Voltage High Performance Interface”, pp. 44-48.
Morrow Warren R.
Volk Andrew M.
Fish & Richardson P.C.
Intel Corporation
Tran Anh
LandOfFree
Dynamic swing voltage adjustment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic swing voltage adjustment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic swing voltage adjustment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3340096