Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1993-03-22
1994-07-12
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
Data refresh
3652257, 365191, 365193, G11C 700
Patent
active
053294904
ABSTRACT:
The memory cell array in accordance with the invention is divided into several memory cell array portions, each memory cell array portion having refresh period determined so as to be adapted to a memory cell having minimum data retention time among memory cells therein. The invention can greatly reduce consumption of electrical power by refresh relative to the conventional memory cell array.
REFERENCES:
patent: 4829484 (1989-05-01), Arimoto
patent: 4934826 (1990-06-01), Miyatake
patent: 4951258 (1990-08-01), Uehara
LaRoche Eugene R.
Mai Son
NEC Corporation
LandOfFree
Dynamic semiconductor memory with refresh function does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic semiconductor memory with refresh function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic semiconductor memory with refresh function will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-402002