Dynamic semiconductor memory device with balanced sensing arrang

Details Dynamic semiconductor memory device with balanced sensing arrang Dynamic semiconductor memory device with balanced sensing arrang

1983-06-28

1985-10-01

Hecker, Stuart N.

Static information storage and retrieval

Read/write circuit

Flip-flop used for sensing

365207, 365208, 365149, 307530, G11C 506

Patent

active

045450374

ABSTRACT:
A dynamic semiconductor memory device of an open bit-line type includes a plurality of first wiring lines running on common opposite electrodes for forming opposite electrodes of memory cell capacitors and connected to the common opposite electrodes at a number of contact points. A second wiring line is connected to the ends of the first wiring lines and to a voltage supply line at the center point of the second wiring line, so that the potential distribution of the common opposite electrodes can be equalized precisely.

REFERENCES:
patent: 4255679 (1981-03-01), White, Jr. et al.
patent: 4259729 (1981-03-01), Tokushige
patent: 4286178 (1981-08-01), Rao et al.
patent: 4419743 (1983-12-01), Taguchi et al.

Affiliated with

Also associated with

Rating

Dynamic semiconductor memory device with balanced sensing arrang does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic semiconductor memory device with balanced sensing arrang, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic semiconductor memory device with balanced sensing arrang will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1446078