Static information storage and retrieval – Read/write circuit – Noise suppression
Patent
1990-01-10
1991-01-01
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Noise suppression
36518904, 365207, G11C 1300
Patent
active
049823680
ABSTRACT:
A dynamic semiconductor memory comprising memory cells arranged in a matrix of row and columns, a half of the memory cells being formed into sub-array #1 and the remaining half into sub-array #2. One of a plurality of bit lines included in sub-array #1 and one of a plurality of bit lines included in sub-array #2 constitute a bit line pair. Each of a plurality of word lines corresponding to the columns is divided into a first word line belonging to sub-array #1 and a second word line belonging to sub-array #2. When one of word lines is selected, a potential is applied to one of the first or second word line. As a result, when the information charge of a memory cell is output to certain bit line pair, a reading operation does not take place for the bit lines adjacent thereto, with the latter maintained at a predetermined potential. Thus, the bit line pair is free from the influence of noise due to a potential variation of the adjacent bit lines and the influence of the potential within the bit line pair itself.
REFERENCES:
patent: 4542486 (1985-09-01), Anami et al.
Aoki et al., "A 1.5 V DRAM for Battery-Based Applications", IEEE International Solid-State Circuits Conference, Session 16: Dynamic RAMs, pp. 238-239, Feb. 1989.
Tsuchida et al., "An Experimental 16 Mb CMOS DRAM with a 100 MHz Serial Read/Write Mode", SDM88-20, pp. 47-53.
Fears Terrell W.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Dynamic semiconductor memory device having an enlarged operating does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic semiconductor memory device having an enlarged operating, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic semiconductor memory device having an enlarged operating will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2001866