Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Reexamination Certificate
2003-11-17
2004-11-23
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
C326S095000, C326S098000, C327S208000, C714S724000, C714S725000
Reexamination Certificate
active
06822482
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention is related to the field of scan testing of integrated circuits, particularly dynamic logic circuits.
2. Description of the Related Art
Over time, larger numbers of transistors have been integrated into integrated circuits. As more transistors can be integrated, the functionality that can be realized in a given integrated circuit increases. The complexity of the integrated circuit similarly increases, and thus the ability to test the circuitry to ensure that it is functioning properly remains an important issue.
One mechanism used to test integrated circuits is scan testing (or, more briefly, “scan”). To support scan testing, various state elements (e.g. flops, latches, registers, etc.) are typically coupled together in a “scan chain”. The state elements may include separate scan-in inputs and/or scan-out outputs which may be connected together to form a scan chain. Alternatively, additional circuitry may mux the scan-in and functional inputs to the input of the state element and the output of the state element may be used for both scan values and functional values. Scan data is shifted into the scan chain, thus loading the state elements with a desired set of test data. The circuitry may be clocked functionally for one or more clock cycles, and then the result data may be shifted out of the scan chain. The result data may be compared to expected data to detect defects or improper operation.
In the past, dynamic circuitry has not been as fully tested as may be desired using scan. Dynamic circuitry is clocked, precharging and conditionally discharging based on a clock signal input. In some cases, for example, only the last stage in a dynamic circuit has been scannable, limiting the ability to use scan to test the dynamic circuits.
SUMMARY OF THE INVENTION
An apparatus includes a first dynamic logic circuit having an output node on which a scan value is provided during scan and one or more second dynamic logic circuits. One of the second dynamic logic circuits has an input coupled to the output node of the first dynamic logic circuit, and an output of the second dynamic logic circuits is sampled in response to the scan value during scan.
In one embodiment, clock generation circuitry may be included which generates a first clock, a second clock, and a third clock. At least one evaluate pulse on the first clock prior is generated prior to sampling the output of the second dynamic logic circuits, the first clock controlling at least the evaluation of the second dynamic logic circuits. The second clock controls precharge of the first dynamic logic circuit and the third clock controls evaluation of the first dynamic logic circuit. The second and third clocks are generated to isolate the output node from inputs to the first dynamic logic circuit responsive to the scan mode signal indicating that scan is active.
In one implementation, a clock buffer circuit includes a series connection of transistors coupled between a first node and ground. The series connection of transistors including at least a first transistor and a second transistor, wherein the first transistor has a first control node coupled to receive a first signal corresponding to a functional clock and the second transistor has a second control node. The clock buffer circuit also includes a logic circuit coupled to the second control node and coupled to receive the first signal and a first input. Additionally, the clock buffer circuit includes a third transistor coupled to the first node and having a third control node coupled to receive a second input.
REFERENCES:
patent: 4061933 (1977-12-01), Schroeder et al.
patent: 5459736 (1995-10-01), Nakamura
patent: 5654659 (1997-08-01), Asada
patent: 5689517 (1997-11-01), Ruparel
patent: 5748015 (1998-05-01), Tam
patent: 5815725 (1998-09-01), Feierbach
patent: 5831462 (1998-11-01), Witt et al.
patent: 5838179 (1998-11-01), Schmidt
patent: 5870411 (1999-02-01), Durham et al.
patent: 6057711 (2000-05-01), Sessions
patent: 6223282 (2001-04-01), Kang
patent: 6247134 (2001-06-01), Sproch et al.
patent: 6272667 (2001-08-01), Minami et al.
patent: 6297670 (2001-10-01), Chao et al.
patent: 6318911 (2001-11-01), Kitahara
patent: 6411152 (2002-06-01), Dobberpuhl
patent: 6429689 (2002-08-01), Allen et al.
patent: 6433601 (2002-08-01), Ganesan
patent: 6535036 (2003-03-01), Dobberpuhl
patent: 6686775 (2004-02-01), Campbell
patent: 522 413 (1993-01-01), None
Stephany et al., “FP15.5: A 200 MHz 32b 0.5W CMOS RISC Microprocessor,”Digital Semiconductor, Austin TX, IEEE, 1998, pp. 15.5-1 to 15.5-9.
Santhanam et al., “SA 18.6: A Low-Cost 300MHz RISC CPU with Attached Media Processor,” Digital Equipment Corp.,, Palo Alto, CA, IEEE, 1998, pp. 18.6-1 to 18.6-9.
Montanaro et al., “A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor,”IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, 12 pages.
Weiss et al., “The On-Chip 3MB Subarray Based 3rd Level Cache on an Itanium Microprocessor,” IEEE, ISSCC 2002, Session 6, 3 pages.
Josephson et al., “Test Methodology for the McKinley Processor,” IEEE, ITC International Test Conference, Paper 21.1., 2001, pp. 578-585.
Santhanam et al., Presentation for: “A 1GHz Power Efficient Single Chip Multiprocessor System For Broadband Networking Applications,” Broadcom Corp., Jun. 14, 2001, 19 pages.
Santhanam et al., “A 1GHz Power Efficient Single Chip Multiprocessor System For Broadband Networking Applications,” Broadcom Corp., Jun. 14, 2001, 4 pages.
Broadcom Corporation
Merkel Lawrence J.
Tan Vibol
LandOfFree
Dynamic scan circuitry for B-phase does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic scan circuitry for B-phase, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic scan circuitry for B-phase will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3341769