Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2000-04-04
2004-01-06
Auve, Glenn A. (Department: 2189)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S038000, C709S239000, C709S241000
Reexamination Certificate
active
06675253
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to storage controllers, and more particularly to dynamic routing of data across multiple data paths from a source controller to a destination controller.
2. Description of the Related Art
Storage controllers, such as a drive array controller, have traditionally provided a single data path between a source controller and a destination controller. Data transfer between the source controller and the destination controller has therefore been dependent upon the bandwidth of the single data path. Further, the provision of only a single data path between the source controller and the destination controller has restricted management of traffic between the source controller and the destination controller.
SUMMARY OF THE INVENTION
Briefly, a storage controller or other data handling system supports dynamic data routing across multiple data paths between a source device and a destination device. If a first address is detected, a first data path is selected to send data from the source device to the destination device. If a second address is detected, a second data path is selected to send data from the source device to the destination device. If the second data path was most recently selected, then the first data path can be selected. If the first data path was most recently selected, then the second data path can be selected. As an alternative to dynamic data routing based on addressing, data routing can be based on command type.
REFERENCES:
patent: 4490785 (1984-12-01), Strecker et al.
patent: 4523272 (1985-06-01), Fukunaga et al.
patent: 4783657 (1988-11-01), Bouchard et al.
patent: 5206943 (1993-04-01), Callison et al.
patent: 5241630 (1993-08-01), Lattin, Jr. et al.
patent: 5406643 (1995-04-01), Burke et al.
patent: 5408644 (1995-04-01), Schneider et al.
patent: 5448709 (1995-09-01), Chandler et al.
patent: 5465251 (1995-11-01), Judd et al.
patent: 5469548 (1995-11-01), Callison et al.
patent: 5511169 (1996-04-01), Suda
patent: 5586248 (1996-12-01), Alexander et al.
patent: 5623625 (1997-04-01), Thompson et al.
patent: 5692200 (1997-11-01), Carlson et al.
patent: 5717954 (1998-02-01), Grieff et al.
patent: 5721839 (1998-02-01), Callison et al.
patent: 5737744 (1998-04-01), Callison et al.
patent: 5771359 (1998-06-01), Galloway et al.
patent: 5809280 (1998-09-01), Chard et al.
patent: 5809560 (1998-09-01), Schneider
patent: 5832245 (1998-11-01), Gulick
patent: 5838931 (1998-11-01), Regenold et al.
patent: 5970236 (1999-10-01), Galloway et al.
patent: 6088753 (2000-07-01), Sheafor et al.
patent: 6104720 (2000-08-01), Kisor
patent: 6161165 (2000-12-01), Solomon et al.
patent: 6393519 (2002-05-01), Fujimoto et al.
patent: 6397356 (2002-05-01), Yonezawa
patent: 6414687 (2002-07-01), Gibson
Striping in a RAID Level 5 Disk Array, Peter M. Chen and Edward K. Lee, pp. 1-14.
RAID-II: Design and Implementation of a Large Scale Disk Array Controller, R.H. Katz, P.M. Chen, A.L. Drapeau, E.K. Lee, K. Lutz, E.L. Miller, S. Seshan, D.A. Patterson, Oct. 6, 1992, pp. 1-17.
Compaq Smart Array Controller Technology, Compaq Computer Corporation, TechCom@compaq.com, Jun. 1998, pp. 1-18.
Maximizing Performance in a Striped Disk Array, Peter M. Chen and David A. Patterson.
Declustered Disk Array Architectures with Optimal and Near-Optimal Parallelism, Guillermo A. Alvarez, Walker A. Burkhard, Larry J. Stockmeyer and Flaviu Christian, Technical Report CS98-576, CSE, UCSD, Feb. 1998, pp. 1-25.
Tolerating Multiple Failures in RAID Architectures with Optimal Storage and Uniform Declustering, Guillermo A. Alvarez, Walter A. Burkhard and Flaviu Cristian, Proceedings on the 24thAnnual ACM/IEEE International Symposium on Computer Architecture (ISCA '97).
IDA-based Redundant Arrays of Inexpensive Disks, Azer Bestavros, Proceedings of the IEEE International Conference on Parallel and Distributed Information Systems (PDIS), Dec. 1991.
SETH: A VLSI chip for the Real-Time Information Dispersal and Retrieval for Security and Fault-Tolerance, Azer Bestavros, 1990 International Conference on Parallel Processing, Aug. 1990, pp. 457-464.
PCI Local Bus, PCI-to-PCI Bridge Architecture Specification, Revision 1.1, Dec. 1998, © 1994, 1998, PCI Special Interest Group, pp. 1-2, 11-13, 46-47, 57-66, 69-70.
PCI Local Bus, PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0, Sep. 1999, © 1999 PCI Special Interest Group, pp. 1-2, 34-37, 40-41, 93-95, 146-147.
Brinkmann, Jr. Hubert E.
Callison Ryan A.
Auve Glenn A.
Hewlett--Packard Development Company, L.P.
Vu Trisha
LandOfFree
Dynamic routing of data across multiple data paths from a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic routing of data across multiple data paths from a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic routing of data across multiple data paths from a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3237171