Boots – shoes – and leggings
Patent
1983-07-22
1990-03-06
Kemeny, Emanuel S.
Boots, shoes, and leggings
G06F 918
Patent
active
049071491
ABSTRACT:
An interrupt system provides interrupt signals to devices to be interrupted by indicating the presence of interrupts in a random access memory associated with each of the devices to be interrupted. The address of the interrupt signal that is written is assigned to a respective one of a plurality of addresses, each of which is assigned to a respective one of a plurality of interrupting devices and is indicative of the priority of the interrupt. The controller associated with each of the devices to be interrupted causes a scan of the associated memory and when an interrupt is detected, the address of the interrupt is sent to the interrupted device. The interrupted device then recognizes the interrupt by reason of its address and performs the appropriate interrupt routine. When an interrupt is written into the memory, a comparison is made of the address of the newly written interrupt with the address of the last scanned position. If the last scanned position has an address of higher priority than that of the newly written interrupt, scanning begins at the last scanned position. Otherwise, the newly written interrupt is read and its address sent to the interrupted device. Scanning commences from that point. The address of the last scanned positioned is compared with the address sent to the interrupted device to determine whether there has been a reference made to the memory in the time between the scanning of the last scanned position and the newly written interrupt. If the address of a last scanned position is of a lower priority, than the address sent to the interrupted device, scanning proceeds from a predetermined address.
REFERENCES:
patent: Re28221 (1974-11-01), Benghait
patent: 3949371 (1976-04-01), Pederzini
patent: 4009470 (1977-02-01), Damilenko et al.
patent: 4020471 (1977-04-01), Woods et al.
patent: 4034349 (1977-07-01), Monaco et al.
patent: 4091447 (1978-05-01), Dillon et al.
patent: 4151592 (1979-04-01), Suzuki et al.
patent: 4180862 (1979-12-01), Seipp
patent: 4303990 (1981-12-01), Seipp
patent: 4384323 (1983-05-01), Ahuja
patent: 4435780 (1984-03-01), Herrington et al.
patent: 4470111 (1984-09-01), Jenkins et al.
patent: 4473880 (1984-09-01), Budde et al.
patent: 4554628 (1985-11-01), Bill
patent: 4609995 (1986-09-01), Hasebe
E-Bus System Design--Sep. 1981, Texas Instrument Incorporated.
Gula James L.
Vogt Peter D.
Comfort James T.
Kemeny Emanuel S.
Lynt Christopher H.
Merrett N. Rhys
Sharp Melvin
LandOfFree
Dynamic redirection of interrupts does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic redirection of interrupts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic redirection of interrupts will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-52899