Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reissue Patent
2011-03-08
2011-03-08
Song, Jasmine (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S001000, C711S117000, C711S119000, C711S126000, C711S128000, C711S129000, C711S205000, C711S206000, C711S207000, C365S049100, C365S185130, C365S230030, C365S230060
Reissue Patent
active
RE042213
ABSTRACT:
A cache and TLB layout and design leverage repeater insertion to provide dynamic low-cost configurability trading off size and speed on a per application phase basis. A configuration management algorithm dynamically detects phase changes and reacts to an application's hit and miss intolerance in order to improve memory hierarchy performance while taking energy consumption into consideration.
REFERENCES:
patent: 5301296 (1994-04-01), Mohri et al.
patent: 5367653 (1994-11-01), Coyle et al.
patent: 5491806 (1996-02-01), Horstmann et al.
patent: 5717885 (1998-02-01), Kumar et al.
patent: 5761715 (1998-06-01), Takahashi
patent: 5774471 (1998-06-01), Jiang
patent: 5802594 (1998-09-01), Wong et al.
patent: 5910927 (1999-06-01), Hamamoto et al.
patent: 5915262 (1999-06-01), Bridgers et al.
patent: 6118723 (2000-09-01), Agata et al.
patent: 6141235 (2000-10-01), Tran
patent: 6349363 (2002-02-01), Cai et al.
patent: 6393521 (2002-05-01), Fujii
patent: 6442078 (2002-08-01), Arimoto
patent: 6591347 (2003-07-01), Tischler et al.
patent: 6681297 (2004-01-01), Chauvel et al.
patent: 6684298 (2004-01-01), Dwarkadas
patent: 6834328 (2004-12-01), Dwarkadas et al.
patent: 7266663 (2007-09-01), Hines
patent: 9913404 (1999-03-01), None
Stolowitz Frod Cowger LLP; Related Case Listing Sheet, Apr. 9, 2010, 1 page.
Balasubramonian et al.; Dynamic Memory Hierarchy Performance Optimization; International Symposium on Computer Architecture; Jul. 11, 2000.
Albonesi David H.
Balasubramonian Rajeev
Buyuktosunoglu Alper
Dwarkadas Sandhya
Song Jasmine
Stolowitz Ford Cowger LLP
University of Rochester
LandOfFree
Dynamic reconfigurable memory hierarchy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic reconfigurable memory hierarchy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic reconfigurable memory hierarchy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2713700