Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1991-08-14
1993-11-16
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Data refresh
365227, G11C 700
Patent
active
052629988
ABSTRACT:
A dynamic memory device exhibits a sleep mode of operation, entered in response to a single externally-applied signal which need not be cycled. While in this sleep mode, the device does not respond to or require any of the usual DRAM control signals such a RAS, CAS, write enable, address inputs, data inputs, etc., so all of these signals may be in a quiescent state. An internal refresh counter is used to generate row addresses while in the sleep mode, and timing for the internal refresh is provided by an internal oscillator. The memory device cycles through a sequence of row addresses for refresh while in this sleep mode, using an internal refresh address counter, and this sequence may be maintained without interruption if the sleep mode is reentered within a normal refresh period after exiting the sleep mode. Thus, a sleep-exception mode of operation is provided in which normal read or write cycles can be interposed between sleep mode periods, so the overall power drain is very low but normal access is maintained at a relatively active level.
REFERENCES:
patent: 4688196 (1987-08-01), Inagaki et al.
patent: 4984216 (1991-01-01), Toda et al.
patent: 4989183 (1991-01-01), Kumanoya et al.
Miller William D.
Mnich Thomas M.
Collier Susan B.
Micro)n Technology, Inc.
Popek Joseph A.
LandOfFree
Dynamic random access memory with operational sleep mode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic random access memory with operational sleep mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random access memory with operational sleep mode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-26804