Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit
Patent
1997-06-20
1999-01-26
Cunningham, Terry D.
Static information storage and retrieval
Read/write circuit
Including level shift or pull-up circuit
365203, G11C 704
Patent
active
058645080
ABSTRACT:
A random-access memory includes an array of rows and columns of memory cells. Word lines are associated with rows of memory cells, bit lines lines are with columns of memory cells. A row decoder and a core control circuit are connected to the word lines. A column decoder and a sense amplifier circuit are connected to the bit lines. An individual cell may be addressed by addressing an individual column through a column decoder controlling the voltage on each word line, and through a row decoder controlling the voltage on each word line in response to specified row and column addresses input via row and column address buffers. A booster circuit provides the row decoder with a boosted voltage as a word-line drive voltage. This voltage has been transmitted to a pre-decoder section in the core control circuit before the row address is acquired in the row decoder.
REFERENCES:
patent: 4769792 (1988-09-01), Nogami et al.
patent: 4788664 (1988-11-01), Tobita
patent: 4807190 (1989-02-01), Ishii et al.
patent: 4814647 (1989-03-01), Tran
patent: 4896297 (1990-01-01), Miyatake et al.
patent: 4947760 (1990-08-01), Komatsu et al.
patent: 5119334 (1992-06-01), Fujii
IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1128-1132, M. Horiguchi, et al., "Dual-Operating-Voltage Scheme For A Single 5-V 16-MBIT Dram".
Kitsukawa, et al. "A 1-Mbit BiCMOS Dram Using Temperature-Compensation Circuit Techniques", Jun. 1989, pp. 597-602.
Nakagome, et al. "A 1.5V Circuit Technology for 64Mb Drams", 1990, pp. 17, 18.
Ohta Masako
Oowaki Yukihito
Takashima Daisaburo
Tsuchida Kenji
Cunningham Terry D.
Kabushiki Kaisha Toshiba
LandOfFree
Dynamic random-access memory with high-speed word-line driver ci does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic random-access memory with high-speed word-line driver ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random-access memory with high-speed word-line driver ci will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1454963