Static information storage and retrieval – Read/write circuit – Testing
Patent
1996-04-22
1997-06-17
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Testing
36518901, G11C 1134
Patent
active
056403542
ABSTRACT:
An improved DRAM having a self-test function capable of performing a self-test function in a fast page mode in accordance with a transition of a column address in accordance with an interior clock signal without a toggle of a column address strobe signal, which includes an entry/exit control unit for generating a self-test entry signal in accordance with a combination a predetermined address signal and an external synchronous signal; a signal transition detection unit for detecting a transition of a self-test entry signal and a word line enable signal and for outputting a transition detection signal; a counter for counting an interior clock signal outputted in accordance with a transition detection signal; a data generating and comparison unit for writing and reading a test data without a toggle of the external synchronous signal comparing the read test data with the generated test data; and an error and end detection unit for generating an error flag and end flag.
REFERENCES:
patent: 5262984 (1993-11-01), Noguchi et al.
Jang Seong Jin
Jun Young-Hyun
Lee Jae Sik
Fears Terrell W.
LG Semicon Co. Ltd.
LandOfFree
Dynamic random access memory having self-test function does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic random access memory having self-test function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random access memory having self-test function will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2162882