Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit
Patent
1990-03-14
1992-06-02
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Including level shift or pull-up circuit
365204, 36523006, G11C 700, G11C 800
Patent
active
051193345
ABSTRACT:
A dynamic random access memory including a memory cell array, an address supply part, a data input/output part and a word line driver. The word line driver increases word lines to a first voltage during a first predetermined period after a first timing when the address supply circuit selects one of the word lines for reading out data and a second predetermined period after a second timing when the address supply circuit releases the one of the word lines from a selected state and maintains the one of the word lines at a second voltage less than the first voltage during an interval between the first and second predetermined periods.
REFERENCES:
patent: 4095282 (1978-06-01), Oehler
patent: 4484312 (1984-11-01), Nakano et al.
patent: 4628486 (1986-12-01), Sakui
patent: 4649523 (1987-03-01), Holder, Jr. et al.
patent: 4748349 (1988-05-01), McAlexander, III et al.
patent: 4760559 (1988-07-01), Hidaka et al.
patent: 4896297 (1990-01-01), Miyatake et al.
patent: 4901280 (1990-02-01), Patel
patent: 4954731 (1990-09-01), Dhong et al.
Fujitsu Limited
Popek Joseph A.
Whitfield Michael A.
LandOfFree
Dynamic random access memory having improved word line control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic random access memory having improved word line control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random access memory having improved word line control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2234897