Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1999-08-30
2000-09-05
Hardy, David
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257308, 257309, 257311, 438253, H01L 27108
Patent
active
061147214
ABSTRACT:
A DRAM device includes bit lines formed on an interlayer insulation film which covers gate electrodes on an insulation film on a semiconductor substrate. Each bit line is in contact with the corresponding source region formed in the substrate through an opening in the insulation films. Another insulation film is formed so as to cover the bit lines. A storage electrode is formed on the insulation film covering the bit line, and is in contact with a drain region in the substrate through another opening in the insulation films. The bit line has a vertical layer level lower than that of the storage electrode. The storage electrode is covered with a dielectric film, which is covered with an opposed electrode.
REFERENCES:
patent: 4493056 (1985-01-01), Mao
patent: 4651183 (1987-03-01), Lange et al.
patent: 4715015 (1987-12-01), Mimoto et al.
patent: 4742018 (1988-05-01), Kimura et al.
patent: 4794563 (1988-12-01), Maeda
patent: 4800525 (1989-01-01), Shah et al.
patent: 4974040 (1990-11-01), Taguchi et al.
"LSI Handbook", The Institute of Electronics and Communications Engineers, 1984, p. 495.
M. Koyanagi et al., "A 5-V Only 16-kbit Stacked-Capacitor MOS RAM", IEEE Transaction on Electron Devices, vol. D-27, No. 8, pp. 1596-1601, 1980.
Koyanagi et al. "A 5-V Only 16-kbit Stacked-Capacitor MOS RAM," IEEE Journal of Solid-State Circuits, vol. SC-15, No. 4, Aug. 1980, pp. 661-666.
Shah et al., "A 4-Mbit DRAM with Trench-Transistor Cell," IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, Oct. 1986, pp. 618-624.
Patent Abstracts of Japan, vol. 9, No. 31 (E-295)(1754), Feb. 9, 1985 & JP-A-59 175153 (Nippon Kenki K.K.), Oct. 3, 1984.
Patent Abstracts of Japan, vol. 9, No. 106 (E-313)(1829), May 10, 1985 & JP-A-59 231851 (Nippon Deshin Denwa Kosha), Dec. 26, 1984.
Patent Abstracts of Japan, vol. 11, No. 376 (E-563)(2823), Dec. 8, 1987 & JP-A-62 145765 (Hitachi Ltd.), Jun. 19, 1987.
Eckert, II George
Fujitsu Limited
Hardy David
LandOfFree
Dynamic random access memory device and method for producing the does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic random access memory device and method for producing the, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random access memory device and method for producing the will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2214857