Static information storage and retrieval – Systems using particular element – Capacitors
Patent
1992-05-29
1994-10-25
LaRoche, Eugene R.
Static information storage and retrieval
Systems using particular element
Capacitors
36518901, 36518912, G11C 1124
Patent
active
053595661
ABSTRACT:
A semiconductor memory device according this invention comprises a memory cell array in which cascade memory cells arranged in matrix form, each cell being composed of a plurality of MOS transistors cascade-connected to each other, and a plurality of information storing capacitors one end of each of which is connected to one end of each of the transistors, respectively, word lines equally connected to the memory cells in each row of the memory cell array, a bit line equally connected to each column of the memory cell array, a capacitor-plate line provided for each column of the memory cell array, and equally connected to the other end of each of the capacitor groups in the memory cells in the corresponding column, a bit-line precharger circuit connected to each of the bit lines, a capacitor-plate line precharger circuit connected to each of the capacitor-plate lines, and a sense amplifier circuit which is provided for column of the memory cell array, and which senses the potential between the bit line and the capacitor-plate line in the read operation.
REFERENCES:
patent: 3763480 (1973-10-01), Weimer
patent: 4070590 (1978-01-01), Ieda et al.
patent: 4225945 (1980-09-01), Kuo
patent: 4593382 (1986-06-01), Fujishima et al.
patent: 4648073 (1987-03-01), Kenney
patent: 4669063 (1987-05-01), Kirsch
patent: 4758987 (1988-07-01), Sakui
patent: 4943944 (1990-07-01), Sakui et al
patent: 4980863 (1990-12-01), Ogihara
patent: 5025294 (1991-06-01), Ema
patent: 5051954 (1991-09-01), Toda et al.
patent: 5079746 (1992-01-01), Sato
patent: 5091761 (1992-01-01), Hiraiwa et al.
patent: 5091885 (1992-02-01), Ohsawa
patent: 5172198 (1992-12-01), Aritome et al.
patent: 5184326 (1993-02-01), Hoffman et al.
K. Kimura, et al., "A Block-Oriented RAM with Half-Sized DRAM Cell and Quasi-Folded Data-Line Architecture", ISSCC 91, pp. 106-107, Feb. 1991.
M. Asakura, et al., "Cell-Plate Line Connecting Complementary Bitline (C.sup.3) Architecture for Battery Operating DRAMS", 1991 Sym. on VLSICKTS, pp. 59-60, May 30, 1991.
Arimoto et al., "A Circuit Design of Intelligent CDRAM with Automatic Write back Capability", 1990 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 79-80.
Shah et al., "A 4Mb DRAM with Cross-point Trench Transistor Cell", 1986 ISSCC Digest of Technical Papers, pp. 268-269.
Ema et al., "3-Dimensional Stacked Capacitor Cell for 16M and 64M DRAMS", 1988 IEDM Technical Digest, pp. 592-595.
Watanabe et al., "Stacked Capacitor Cells for High-density Dynamic RAMs", 1988 IEDM Technical Digest, pp. 600-603.
Sunouchi et al., "A Surrounding Gate Transistor (SGT) Cell for 64/256 MBit DRAMs", 1989 IEDM Technical Digest, pp. 23-26.
Fujishima et al., "A storage-Node-Boosted RAM with Word-Line Delay Compensation", IEEE Journal of Solid State Circuits, vol. SC-17, No. 5, pp. 872-875, Oct. 1982.
Ohta et al., "A Novel Memory cell Architecture for High-Density DRAMs", 1989 Symposium of VLSI Circuits, Digest of Tech. Papers, pp. 101-102.
Ohta et al., "Quadruply Self-Aligned Stacked High-Capacitance RAM Using Ta.sub.2 O.sub.5 High Density VLSI Dynamic Memory", IEEE Transactions on Electron Devices, vol. ED-29, No. 3, Mar. 1982, pp. 368-376.
Kabushiki Kaisha Toshiba
LaRoche Eugene R.
Niranjan F.
LandOfFree
Dynamic random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random access memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-140733