Static information storage and retrieval – Read/write circuit – Differential sensing
Patent
1997-03-04
1998-06-09
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Differential sensing
365207, 365205, 36523003, G11C 11419, H03F 345
Patent
active
057645817
ABSTRACT:
A dynamic RAM having two-transistor memory cells includes a top array of memory cells and a bottom array of memory cells, with a sense amplifier disposed between the two halves. The memory cells in each column of the top half are coupled to respective Bit.sub.-- Plus lines, and the memory cells in each column of the bottom half are coupled to respective Bit.sub.-- Minus lines. The Bit.sub.-- Plus lines and the Bit.sub.-- Minus lines are respectively coupled to Plus and Minus inputs of sense amplifiers for each column. One row of the top array includes only dummy cells, and one row of the bottom array includes only dummy cells. When a memory cell in the top array is read, a dummy cell in the lower array is activated, and when a memory cell in the bottom array is read, a dummy cell in the upper array is activated. That way, a two-transistor memory cell array can have a dual-differential bit line feature in order to reduce errors due to noise.
REFERENCES:
patent: 4813023 (1989-03-01), Brunolli
patent: 5298815 (1994-03-01), Brunolli
patent: 5325001 (1994-06-01), Brunolli
patent: 5568434 (1996-10-01), Leon
patent: 5574681 (1996-11-01), Foss et al.
patent: 5680364 (1997-10-01), Lee
Advanced Micro Devices , Inc.
Nguyen Viet Q.
LandOfFree
Dynamic ram with two-transistor cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic ram with two-transistor cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic ram with two-transistor cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2209471