Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1989-05-15
1990-10-30
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Data refresh
36523003, 364900, G11C 700, G11C 800, G06F 900
Patent
active
049673971
ABSTRACT:
A DRAM controller wherein the outputs of a 74F538 integrated circuit provides RAS signals to the banks of a DRAM array, respectively, where the 74F538 is located at the array. A microprocessor utilizing the array provides appropriate memory address signals, a refresh request signal and a RAS timing signal. A PAL16L8B responsive to the memory address, refresh request signal and RAS timing signal encodes the memory address into a digital RAS signal having fewer bits than the number of memory banks. The digital RAS signal represents the selected bank for a memory access cycle. The digital RAS signal is conveyed in parallel on a bus coupling the PAL to the 538. The PAL generates an enable signal in response to the RAS timing signal to enable the 538 during memory access cycles. During memory access cycles, the 538 decodes the digital RAS signal to enable one of the outputs thereof in accordance therewith. The P input of the 538 receives a refresh pulse generated by the PAL in response to the refresh request signal. When the refresh pulse is active and the 538 is disabled, all of the outputs thereof switch polarity so as to effect a refresh cycle.
REFERENCES:
patent: 4601018 (1986-07-01), Baum et al.
patent: 4649511 (1987-03-01), Goula
patent: 4663735 (1987-05-01), Novak et al.
patent: 4691303 (1987-09-01), Churchward et al.
patent: 4725945 (1988-02-01), Kronstadt et al.
patent: 4796232 (1989-01-01), Hoase
patent: 4797850 (1989-01-01), Amitai
patent: 4803621 (1989-02-01), Kelly
patent: 4823324 (1989-04-01), Taylor et al.
patent: 4870622 (1989-09-01), Aria et al.
patent: 4887240 (1989-12-01), Garverick et al.
Cooper Albert B.
Popek Joseph A.
Starr Mark T.
Unisys Corporation
Whitfield Michael A.
LandOfFree
Dynamic RAM controller does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic RAM controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic RAM controller will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-279998