Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate
2007-07-17
2007-07-17
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
C326S095000, C326S097000
Reexamination Certificate
active
11015513
ABSTRACT:
A primarily domino logic block uses static buffers instead of clocked domino buffers to correct a phase skipping problem, while realizing the same logic function with less integrated circuit area, power consumption, and cost. The use of static buffers simplifies the clock network and clock tree synthesis. A domino logic circuit including at least one logic gate including a fast input and a slow input, and a static buffer inserted in series with the fast input of the logic gate. The falling time of the static buffer is set to be greater than a defined minimum falling time and less than a defined maximum falling time.
REFERENCES:
patent: 5041742 (1991-08-01), Carbonaro
patent: 5852373 (1998-12-01), Chu et al.
patent: 5880608 (1999-03-01), Mehta et al.
patent: 5883529 (1999-03-01), Kumata et al.
patent: 5930148 (1999-07-01), Bjorksten et al.
patent: 6209121 (2001-03-01), Goto
patent: 2004/0155678 (2004-08-01), Anderson et al.
D. Harris, “Skew-Tolerant Circuit Design”, Morgan Kaufman Publishers, San Francisco, CA 2001, Chapter 1, pp. 1-31 and section 3.2., pp. 79-95, no month.
K. Bernstein et al. “High Speed CMOS Design Styles”, Kluwer Academic Publishers, Boston, 1998, pp. 91-131, no month.
Jorgenson Lisa K.
Kubida William J.
STMicroelectronics Inc.
Tran Anh Q.
LandOfFree
Dynamic phase assignment optimization using skewed static... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic phase assignment optimization using skewed static..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic phase assignment optimization using skewed static... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3728148