Electrical computers and digital processing systems: support – Computer power control
Reissue Patent
2006-04-12
2008-08-26
Patel, Nitin C. (Department: 2116)
Electrical computers and digital processing systems: support
Computer power control
C713S310000, C713S320000, C713S321000, C713S322000, C713S323000, C713S324000, C702S146000, C702S182000, C714S047300
Reissue Patent
active
RE040473
ABSTRACT:
A dynamic performance circuit adjustment system and method that flexibly adjusts the performance of a logic circuit. The dynamic performance circuit adjustment system and method facilitates flexible power conservation. In one exemplary implementation, a dynamic performance adjustment control circuit controls performance adjustments to a logic circuit (e.g., a processor) and adjusts support functions for the logic circuit. The logic circuit performs operational functions (e.g., processing) or tasks that have different performance requirements. For example, some tasks performed by the logic circuit are required to be performed in a relatively short duration of time and other tasks performed by logic circuit have relatively longer time limitations. The dynamic performance adjustment control circuit adjusts the clock frequency and voltage at which the logic circuit operates to a relatively greater frequency and voltage for tasks required to be performed in a shorter duration of time and adjusts the frequency and voltage at which the logic circuit operates to a relatively lower frequency and voltage for tasks with longer timing tolerances. The dynamic performance adjustment system and method includes provisions to manage a transition in performance and support functions in a manner that reduces the risk of spurious signals or “glitches.”
REFERENCES:
patent: 5021679 (1991-06-01), Fairbanks et al.
patent: 5153535 (1992-10-01), Fairbanks et al.
patent: 5300831 (1994-04-01), Pham et al.
patent: 5307003 (1994-04-01), Fairbanks et al.
patent: 5373254 (1994-12-01), Nakauchi et al.
patent: 5392437 (1995-02-01), Matter et al.
patent: 5495617 (1996-02-01), Yamada
patent: 5557551 (1996-09-01), Craft
patent: 5627412 (1997-05-01), Beard
patent: 5719800 (1998-02-01), Mittal et al.
patent: 5752011 (1998-05-01), Thomas et al.
patent: 5766228 (1998-06-01), Bonnet et al.
patent: 5774704 (1998-06-01), Williams
patent: 5787011 (1998-07-01), Ko
patent: 5815693 (1998-09-01), McDermott et al.
patent: 5815724 (1998-09-01), Mates
patent: 5822369 (1998-10-01), Araki
patent: 5964881 (1999-10-01), Thor
patent: 5974557 (1999-10-01), Thomas et al.
patent: 6029006 (2000-02-01), Alexander et al.
patent: 6078356 (2000-06-01), Jensen
patent: 6167524 (2000-12-01), Goodnow et al.
patent: 6192479 (2001-02-01), Ko
patent: 6211740 (2001-04-01), Dai et al.
patent: 6216235 (2001-04-01), Thomas et al.
patent: 6219796 (2001-04-01), Bartley
patent: 6219797 (2001-04-01), Liu et al.
patent: 6255974 (2001-07-01), Morizio et al.
patent: 6272642 (2001-08-01), Pole, II et al.
patent: 6407595 (2002-06-01), Huang et al.
patent: 6484041 (2002-11-01), Aho et al.
patent: 6559631 (2003-05-01), Balch et al.
Canova Francis J.
Osborn Neal
Palm Inc.
Patel Nitin C.
LandOfFree
Dynamic performance adjustment of computation means does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic performance adjustment of computation means, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic performance adjustment of computation means will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3995434