Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2006-10-17
2006-10-17
Le, Don (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S026000, C365S206000
Reexamination Certificate
active
07123047
ABSTRACT:
A dynamic on-die termination circuit for a read-only node is disclosed herein.
REFERENCES:
patent: 5528168 (1996-06-01), Kleveland
patent: 5825691 (1998-10-01), McClure
patent: 6026465 (2000-02-01), Mills et al.
patent: 6381684 (2002-04-01), Hronik et al.
patent: 6411122 (2002-06-01), Mughal et al.
patent: 6437600 (2002-08-01), Keeth
patent: 6862249 (2005-03-01), Kyung
patent: 6888370 (2005-05-01), Luo et al.
patent: 6894946 (2005-05-01), Jang
patent: 6970369 (2005-11-01), Funaba et al.
patent: 6981089 (2005-12-01), Dodd et al.
“1M×36-bit, 2M×18-bit QDR™ SRAM Technical Note,” User Guide for QDRII as QDRI, 36Mb QDRI 2Burst B-die, Jun. 2003, Rev. 0.0, pp. 1-20.
Le Don
Schwabe Williamson & Wyatt P.C.
LandOfFree
Dynamic on-die termination management does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic on-die termination management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic on-die termination management will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3696974