Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2005-12-07
2008-03-11
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S032000, C326S034000
Reexamination Certificate
active
07342411
ABSTRACT:
Embodiments of the invention are generally directed to systems, methods, and apparatuses for dynamic on-die termination launch latency reduction. In some embodiments, an integrated circuit includes an input/output (I/O) circuit to receive a command and a termination resistance circuit to provide a termination resistance for the I/O circuit. The integrated circuit may further include control logic to establish an initial termination resistance during a preamble associated with the command. Other embodiments are described and claimed.
REFERENCES:
patent: 6642740 (2003-11-01), Kim et al.
patent: 6894946 (2005-05-01), Jang
patent: 6981089 (2005-12-01), Dodd et al.
patent: 2003/0042573 (2003-03-01), Fan et al.
patent: 2005/0154943 (2005-07-01), Alexander et al.
patent: 2007/0046308 (2007-03-01), Baker et al.
Micron, The Future of Memory: Graphics DDR3 SDRAM Functionality, Designline vol. 11 issue 4, 8 pages.
Micron, Graphics DDR3 On-Die Termination and Thermal Considerations, Designline vol. 12, issue 1, 8 pages.
Micron, DDR2 Offers New Features and Functionality, Designline vol. 12, issue 2, 16 pages.
U.S. Appl. No. 11/171,625; Inventor: Hsien-Pao Yang; filed Jun. 30, 2005.
Office Action dated May 2, 2007 for corresponding U.S. Appl. No. 11/296,950, filed Dec. 7, 2005, to Cox et al.
Cox Christopher
Vergis George
Pedigo Philip A.
Tran Anh Q.
LandOfFree
Dynamic on-die termination launch latency reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic on-die termination launch latency reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic on-die termination launch latency reduction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3979635